 |
Device/Circuit/Architectural Techniques for Ultra-low Power FPGA Design
|
Pooran Singh, Santosh Kumar Vishvakarma
|
pp.
1-15
|
DOI:
10.5923/s.msse.201302.01 2 Views 0 Downloads
|
This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.
|
|
 |
Single Phase Energy Recovery Logic and Conventional CMOS Logic: A Comparative Analysis
|
Jitendra Kanungo, S. Dasgupta
|
pp.
16-21
|
DOI:
10.5923/s.msse.201302.02 6557 Views 3510 Downloads
|
This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.
|
|
 |
Alternative Bit-cell Topologies with Architecture Co-Design for Energy Efficient Nano Scale SRAM
|
P. Shravya Reddy, Ramesh Vaddi
|
pp.
22-26
|
DOI:
10.5923/s.msse.201302.03 5853 Views 2676 Downloads
|
This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.
|
|
 |
Selective Glitch Reduction Technique for Minimizing Peak Dynamic IR Drop
|
Vasantha Kumar B.V.P, N.S. Murthy Sharma, K. Lal Kishore, A. Rajakumari
|
pp.
27-32
|
DOI:
10.5923/s.msse.201302.04 17455 Views 10147 Downloads
|
This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.
|
|