

# In Search of the “Forever” Continued Scaling of CMOS Performance by Means of a Novel Monolithic 3-Dimensional System-on-top-of-System Approach

Ahmad Houssam Tarakji<sup>1,\*</sup>, Nirmal Chaudhary<sup>2</sup>

<sup>1</sup>Device Organization Unit, Solidi Technologies, Sacramento, California, United States of America

<sup>2</sup>Consultant Engineer, Leesburg, Virginia, United States of America

---

**Abstract** We demonstrate the potential of monolithic Three-Dimensional (3D) Integrated-Circuits (IC's) to enhance the performance and the power-efficiency of next generation Central Processing Units (CPU's) and System On Chips (SOC's). We demonstrate with established simulations that derived from design-rules set by the International Technology Roadmap for Semiconductors (ITRS) that it is feasible to clock these next generation monolithic 3D architectures for CPU's and SOC's at extreme frequencies above 30GHz provided the excessive heat generated from such ultra-fast switching is effectively managed. Simulations also specifically demonstrated that it is feasible to clock these systems at frequencies close to 30GHz without necessitating or requiring further heat management beyond what is presently adopted in today's conventional two-dimensional (2D) Integrated-Circuits (IC's). This is possible because the inline interconnects in our novel monolithic 3D architectures trim the dynamic power losses by up to four times relative to today's conventional 2D IC's. Additionally, the Fully-Depleted Silicon-On-Insulator MOS in our 3D monolithic architectures utilizes a software-controlled transistor back-biasing that dynamically cuts the transistors standby power by more than two orders of magnitude when transistors are off. The substantial reduction in standby power achieved through this approach will enable transistors to satisfy even higher dynamic losses with faster clocking without increasing the overall self-heating. This approach to monolithic 3D integration will enable the continuation of Moore's law and is manufacturable in standard CMOS-like processes that rely on none other than “good old” Silicon and copper interconnects that are still among the very few materials to date that possess the flexibility to manufacture and produce large-scale integrated electronics in high-volumes. These novel monolithic 3D architectures for next generation CPU's and SOC's can dramatically trim the power consumptions in laptops, smartphones, servers, and from the computation intensive data mining and the data centres' around the globe.

**Keywords** Monolithic 3D, CMOS, High performance computing

---

## 1. Introduction

After the 90nm CMOS technology node RC-delays from inline interconnects have increased significantly relative to transistor intrinsic delay to become a major bottleneck in improving the performance of advanced Integrated-Circuits (IC's) [1]. Increasing the switching-speed of CMOS alone is no longer increasing the overall speed in today's Central Processing Units (CPU's) due to these RC-delays from interconnects.

CMOS device scaling from one process technology to the next has compelled the cross-section areas of interconnects

(Ac), the spacing's between them (S's) and the heights of vertical spacing between them (H's) to keep shrinking correspondingly in order to accommodate the on-chip integration of an increasing number of smaller transistors. This has prompted the resistance per unit-length in local and global interconnects to increase continuously and steadily with scaling. Therefore, although the length of interconnects between transistors and circuit-modules has been reducing from one process technology to the next, their line resistance has been continuously increasing. This is because the decrease of product  $Ac = W \times T$  outweighs the corresponding decrease in interconnects line length that has been reducing by the same factor as  $W$  and  $T$  ( $\sim 0.7\times$ ).  $W$  is the width of an interconnect line and  $T$  is its vertical height or thickness. The line capacitance per unit-length for interconnects on the other hand has remained virtually unchanged because the  $W$ 's,  $T$ 's,  $S$ 's and  $H$ 's have been reducing proportionally with this scaling by the same factor ( $\sim 0.7\times$ ) [2]. Consequently, the RC-delays from interconnects have been increasing steadily with the

---

\* Corresponding author:

A.H.Tarakji@ieee.org (Ahmad Houssam Tarakji)

Published online at <http://journal.sapub.org/msse>

Copyright © 2019 The Author(s). Published by Scientific & Academic Publishing

This work is licensed under the Creative Commons Attribution International

License (CC BY). <http://creativecommons.org/licenses/by/4.0/>

continuing progress of CMOS from one node to the next. Furthermore, the on-going steady decrease of  $A_c$  has started to result in far more pronounced increase in the RC-delays from interconnects such that any performance enhancement to frontend is being negated nowadays by these RC-delays (the backend).

Additionally, this increase in electric resistance coupled with the continuing increase of the transistors standby current (from continuous decrease of the transistors Gate pitch) and the continuing increase of dynamic losses due to continuous increase in clock frequency, have pushed all of today’s CPU’s closest to their thermal limits (referred to in technical literatures as: The “Power-wall”).

The trend followed today to circumvent these dilemmas (RC-delays and Power-wall) has been to divide the work that was once done in a single processor among several processing cores (or CPU-cores) that are monolithically integrated together. The merit in this approach is that it exploits computational parallelism to counter the speed impediment due to interconnect. It also dissipates the same amount of heat over a wider surface area. So, although the chip uses more power, the overall heat density per surface-area is reduced. One hurdle in this approach however is that it still does not substantially speed up the computations of sequential arithmetic’s, something that is critically needed nowadays for more rapid and accurate computations of massive and complex analytics such those encountered in computationally intensive neural-networks and artificial-intelligence systems. Another hurdle in the conventional approach is the substantial increase in the length of certain global interconnects that are required to inter-bridge the many CPU-cores. These interconnects have recently started exceeding  $10,000\mu\text{m}$ , adding even more delays for the cores to synchronize their outputs. Additionally, the active and standby powers are starting to increase drastically with the transistor-count and no longer with the computing performance. This has already started to prevent transistors from being switched or powered on simultaneously (referred to in today’s technical literatures as: “Dark Silicon”). Pursuing this brute-force approach of continuously multi-coring and increasing Cache size will ultimately lead to future processors crashing again into the “Power wall”. Lastly, the end of Moore’s law as it relates to scaling means that the CMOS Gate lengths will not shrink below  $3\text{nm}$  [3].

Although overall computer performance can be impeded from slower communication between computer main memory (DRAM) and the processor (CPU), once the data is fetched into Cache memory the computing speed is then impeded from inline interconnects in processor because Cache memory is integrated monolithically within a processor. As Cache size grew substantially larger over the years encompassing tens of Mega-Bytes, the speed impediment from inline interconnects in processor has become more pertinent and is starting to more frequently impact the overall speed of a computer. Nulling or substantially suppressing this speed impediment is therefore

key to enhancing the overall computer performance. While the United States Defence Advanced Research Projects Agency (DARPA) is presently exploring “Photonics in the Package for Extreme Scalability” (PIPES) to null or suppress delays and scale-down the dimensions in packaged electronics, similar methods that consider optics as a substitute for inline interconnects in processors cannot apply because the dimensions of inline interconnects in today’s processors (CPU’s) are order(s) of magnitude smaller than any optic wavelength (these are even smaller than wavelength for Extreme Ultra-Violet). PIPES may be successful at enhancing communication between the computer main memory and CPU.

In this work we demonstrate a new monolithic 3-dimensional (3D) architecture for next generation CPU’s and SOC’s that effectively suppresses RC-delays and the dynamic power losses from interconnect. It methodically inter-wires the system-blocks of CPU’s and SOC’s with far shorter interconnects (in nanoscale range) using a 3D approach as opposed to the long bulky global interconnects used in today’s conventional 2D IC’s. Our simulations have demonstrated substantial suppression of both the RC-delays and the dynamic losses, thus, enabling a far higher clocking speed. This 3D architecture also employs a double-sided Fully Depleted Silicon on Insulator (FD-SOI) CMOS with software-programmable secondary Gates (back-Gates) that cut the standby power by more than 2 orders of magnitude when transistors are Off. This suppression of standby power enables the transistors to satisfy an even faster clocking without increasing the overall self-heating.

Through these effective suppressions of dynamic and standby powers, and the RC-delays from interconnects, future performance enhancements to the CMOS frontend can start contributing again to the speed and performance of next-generation CPU’s and SOC’s.

## 2. RC-Delays and the “Power-Wall” Dilemmas in Today’s CPU’s

### 2.1. Delay Model and the Simulation of Past and Current Trends

#### 2.1.1. The Interconnect Model

We estimated the time propagation delay of an electric signal due to interconnects by modeling its equivalent time transient response using a lumped  $\pi$ -shaped interconnect circuit model. When inductive effects are suppressed this time transient response follows an analytic expression for the Elmore time delay as described in [4]. According to [4], this delay is estimated at any given node in a circuit-tree comprising a plurality of “Cauer” RC ladders [5] by multiplying each resistor along the signal propagation path before that node by all the line-to-ground capacitances that are downstream from this resistor. Therefore, for the circuit of “Figure 1” that depicts, with  $\pi$ -shaped lumped circuit model, an interconnect line that connects from its beginning


and from its terminated end to plurality of CMOS inverters in parallel, the Elmore time delay for the voltage rise  $v(t)$  at this interconnect line termination due to an applied unit step voltage  $V$  to this line is

$$\tau_{\pi} = R_{driver} \times \left( \frac{Clump}{2} + \frac{Clump}{2} + \left( \sum_{i=1}^n Ci + \sum_{b=1}^m Cb \right) \right) + Rlump \times \left( \frac{Clump}{2} + \sum_{i=1}^n Ci \right) \quad (1)$$

$Rlump$  and  $Clump$  are the model values for the lumped resistance and capacitance of the interconnect line. The potential  $V$  from the supply source powering the CMOS inverter rises or falls at node  $vdr(t)$  in accordance to the switching response of the CMOS inverter.  $Rdriver$  comprises the output resistance of the supply source ( $rout$ ) in addition to the channel resistance of the transistor in CMOS inverter which is supplying this interconnect line ( $Rch$ ).

$$Rdriver = rout + Rch$$

$\sum_{i=1}^n Ci$ 's are all the  $n$  paralleled line-to-ground capacitances that the terminated interconnect line sees. It models the equivalent Gate input capacitances of the many paralleled CMOS inverters that branch-out from this interconnect line termination at the node  $v(t)$ . Similarly,  $\sum_{b=1}^m Cb$ 's are all the  $m$  line-to-ground paralleled capacitances at the beginning of same interconnect line. It models the equivalent Gate input capacitances of the many paralleled CMOS inverters that branch-out from this interconnect line beginning at the node  $vdr(t)$ . Such representation of an interconnect line that feeds several CMOS-systems branching-out in parallel from its terminated end and from its beginning is illustrated in the schematic of "Figure 1".



**Figure 1.** Schematic illustrating a lumped  $\pi$ -shaped model for an interconnect line that is connected from its terminated end to the Gated-input of 3 CMOS-systems in parallel ( $n = 3$ ), and from its beginning to Gated-input of 2 CMOS-systems- in parallel ( $m = 2$ )

Since the effect from  $Rdriver$  can be negligible in global interconnects because their magnitude of  $Rlump$  is adequately large when they are driven with a high-current CMOS, and because the  $rout$  is typically below  $20\Omega$ , the signal rise  $v(t)$  at their terminated end is governed mainly

by the sum:  $\frac{Clump}{2} + \sum_{i=1}^n Ci$ . We refer throughout this work to the summation:  $\sum_{i=1}^n Ci$  as:  $C_{elmor}$  (the Elmore time delay capacitance). It is the total equivalent load capacitance at the interconnect line termination that impedes the signal rise in global interconnects.


An accurate physical model for inline interconnects is utilized from [6]. This model combines in one capacitance ( $Cdist$ ) the distributed capacitive effect from three distinct components that are: the Plate capacitance ( $Cp$ ), the edge capacitance ( $Cedge$ ), and the fringe capacitance ( $Cfringe$ ). It models the capacitance of any interconnect line that conducts between two other interconnect lines, one that is in parallel above it and one that is also in parallel below it, or between one interconnect-line in parallel above it and a Silicon plane in parallel below it. The per-unit length expression for this distributed line capacitance is

$$Cdist_{PUL} = \varepsilon \times 2 \times \left[ \frac{W}{H} + \frac{4}{\pi} \times \log \left( 1 + \frac{T}{H} \right) + \frac{6}{\pi} + \frac{2}{\pi} \right] \times \log \left[ 1 + \frac{\pi \times W}{2 \times (1 + \pi) \times (H + T)} \right] \quad (2)$$

Equation (2) therefore models highest per-unit length line capacitance when the conducting interconnect line having length  $L_{line}$  couples simultaneously to either the grounded Silicon plane or a grounded interconnect line below it and to another grounded interconnect line right above it. In this scenario the total line capacitance becomes

$$Cdist_{PUL} = \varepsilon \times L_{line} \times 2 \times Cdist_{PUL} = 2 \times \varepsilon \times L_{line} \times \left[ \frac{W}{H} + \frac{4}{\pi} \times \log \left( 1 + \frac{T}{H} \right) + \frac{6}{\pi} + \frac{2}{\pi} \right] \times \log \left[ 1 + \frac{\pi \times W}{2 \times (1 + \pi) \times (H + T)} \right] \quad (3)$$

$\varepsilon$  is the dielectric constant for the inline dielectric between the interconnects. Model assumed the conducting interconnects and those in parallel to it follow simple straight path throughout the length of the interconnect that is conducting:  $L_{line}$ . "Figure 2" shows a cartoon schematic depicting this capacitive model of interconnects.



**Figure 2.** (a) Interconnects model. (b) Model for edge and fringe capacitance effects in  $Cdist$ . (c) Model for edge and fringe capacitance effects in  $Ccouple$

Similarly, same model in [6] is utilized to model highest coupling capacitance caused by driving an interconnect line between two other interconnects that are in parallel one on each side of it. The expression of this highest coupling capacitance is

$$C_{couple} = 2 \times \varepsilon \times L_{line} \times \left[ \frac{T}{S} + \frac{2}{\pi} \times \log \left( 1 + \frac{2 \times W}{S} \right) + \frac{3}{\pi} + \frac{1}{\pi} \right] \times \log \left[ 1 + \frac{\pi \times T}{2 \times (1 + \pi) \times (S/2 + W)} \right] \quad (4)$$

Total highest capacitance for a conducting interconnect line is therefore:  $Clump = C_{dist} + C_{couple}$ .

Model for the electric resistance of interconnects is also taken from [6]. It conforms to the expression

$$R_{Line} = \frac{Rm \times R_{liner}}{Rm + R_{liner}} \quad (5)$$

$Rm$  is the resistance of bulk metal, and  $R_{liner}$  is the resistance of the Ta/TaN Liner that is used to shield against Copper diffusion into inline dielectric.

$$Rm = \rho_{bulk} \times \frac{L_{line}}{(T - T_{liner}) \times (W - 2 \times T_{liner})}, \text{ and}$$

$$R_{liner} = \rho_{liner} \times \frac{L_{line}}{T_{liner} \times (W + 2 \times T)}$$

$T_{liner} \times (W + 2 \times T)$  models the effective equivalent area for the Liner, and  $T_{liner}$  is the thickness of the Liner film.

Model for the distributed interconnect line inductance is taken from [7]. Its expression is

$$L_{line} = \frac{\mu \times L_{line}}{2 \times \pi} \times \left( \log \left( \frac{2 \times L_{line}}{g} \right) - 1 + \frac{g}{L_{line}} \right) \quad (6)$$

where

$$g = e^{0.5 \times \log(W^2 + T^2) - 0.08 \times \frac{W^2}{T^2} \times \log \left( 1 + \frac{T^2}{a^2} \right) - 0.08 \times \frac{T^2}{a^2} \times \log \left( 1 + \frac{W^2}{T^2} \right)} \times e^{\frac{2 \times W}{3 \times T} \times \tan^{-1} \left( \frac{T}{W} \right) + \frac{2 \times T}{3 \times W} \times \tan^{-1} \left( \frac{W}{T} \right) - 2.1}$$

Inductive effects become suppressed when damping factor  $\zeta$  is larger than unity. In converting the  $\pi$ -shaped lumped circuit model of an interconnect line to its equivalent L-shaped model, an estimate of  $\zeta$  for the circuit in ‘‘Figure 1’’ is

$$\zeta = \frac{R_{lump} + R_{driver}}{2} \times \sqrt{\frac{Clump + \sum_{i=1}^n Ci}{L_{lump}}}$$

Since  $\sum_{i=1}^n Ci$  is typically large because an interconnect line always drives or connects to plurality of paralleled inverters,  $\zeta$  is almost always greater than unity. This is especially true in global interconnects that additionally have large values for their  $R_{lump}$  and  $Clump$ .

From the  $\pi$ -shaped lumped circuit model, the time domain unit step transient rise at an interconnect line termination is therefore

$$v(t) = V \times \left[ 1 - e^{-\frac{t}{\tau}} \right] \times u(t)$$

wherein  $u(t)$  is the unit step function at time  $t = 0$ . The unit step transient fall at same interconnect line termination when the discharging path has same resistance  $R_{driver}$  is:

$$v(t) = V \times \left[ 1 - e^{-\frac{t}{\tau}} \right] \times e^{-\frac{(t-\tau)}{\tau}} \times u(t - \tau)$$

$u(t - \tau)$  is the unit step function at time  $t = \tau$

## 2.1.2. Simulations of Past and Current Trends

Simulations of past and current trends for interconnect delays followed design-rules in 32nm and 22nm nodes as these were specified in the 2017 International Technology Roadmap for Semiconductors (ITRS) [8]. Additional design-rules for 14nm and 10nm nodes were interpolated following same ITRS scaling trend.

Assumptions used in simulations followed published work based on 130nm node [9] in which it was specifically reported that the mean (or averaged) length ( $L_{avg}$ ) for global interconnects is the long length that inter-wired most large networks or system blocks in a CPU-core. We consequently carried simulations on all 32nm, 22nm, 14nm, and 10nm nodes considering the delay that propagates through  $L_{avg}$  is what actually dominates the overall speed in a CPU-core. Our simulations neglected the vertical paths of conduction from Contacts to the global interconnect layer (these are sufficiently small compared to  $L_{avg}$ ). It was reported in [10] that, when the  $L_{avg}$  has same  $W$  and  $T$  values and same electric metal resistivity as the maximum length for global interconnection that inter-wires the large system blocks that are farthest apart in a CPU-core ( $L_{max}$ ) (that is, it lies in the same global interconnect layer), this  $L_{avg}$  is about an order of magnitude ( $\sim 13x$ ) lower than this  $L_{max}$ . An expression for this  $L_{max}$  from [10] is

$$L_{max} = \frac{\sqrt{A}}{2} \quad (7)$$

An estimate expression for  $L_{avg}$  is therefore

$$L_{avg} \approx \frac{\sqrt{A}}{2 \times 13} \quad (8)$$

$A$  is the surface-area of one CPU-core. Simulations also assumed that in 32nm process node 544 Million transistors are integrated in one CPU-core encompassing surface-area totaling  $68mm^2$ . This assumption follows key publication for Intel’s 32nm Sandy Bridge-EP-4 Quad-core processor [11] that reported on corresponding surface area for one CPU-core equaling  $68mm^2$ . The 544 Million transistors that this surface area encompasses follows trend in [12] that specifically correlated for given process node the number of transistors that are encompassed in per unit surface area. From [12], one CPU-core based on 32nm node contains

$$(8 \times 10^6 \text{ trans./mm}^2) \times 68mm^2 = 544 \times 10^6 \text{ trans.}$$

Die areas for CPU-cores of other process nodes were all calculated for same transistor-count equaling 544 Million transistors and by following the same published trend in [12]. All these die areas were calculated to be reducing with smaller nodes and this is consistent with all Intel’s latest products. The higher transistor-count in these products was rather coming from the monolithic integration of more cores and not from larger surface area per one CPU-core.

**Table 1.** Design-rules and physical constants used in simulations

$\rho_{bulk}$		1.75x10 <sup>-8</sup> Ω.m			
$\rho_{liner}$		2.8x10 <sup>-8</sup> Ω.m			
$\epsilon$		2.2x10 <sup>-11</sup> F/m			
$\mu$		12.5x10 <sup>-7</sup> H/m			
Technology node (nm)		32	22	14	10
Supply bias (V)		0.95	0.9	0.85	0.8
Single core die-area encompassing 544 Million transistors (mm <sup>2</sup> )		68	32	14	8
W (nm)	metal-1 (~0.7x shrink)	38	27	19	14
	Global (~0.7x shrink)	70	50	35	25
S (nm)	metal-1 (~0.7x shrink)	38	27	19	14
	Global (~0.7x shrink)	82	58	41	29
T (nm)	metal-1 (~0.75x shrink)	72	54	40	30
	Global (~0.75x shrink)	168	125	93	69
H (nm)	metal-1 (~0.75x shrink)	72	54	40	30
	Global (~0.75x shrink)	154	115	86	65
Tliner (nm)	metal-1	8	8	8	8
	Global	20	15	8	8

Data in “red” are taken from ref. [8].

Lengths for the local Metal-1 interconnects were set in simulations two orders of magnitude lower than  $L_{avg}$ . This follows published data on 130nm process node wherein the range between the averaged length for “local” metal-1 interconnects ( $Lm1_{avg}$ ) and  $L_{avg}$  was reported approximately two orders of magnitude [9]. We assumed in our simulations that a same range holds for all the process nodes. This is because while  $L_{avg}$  and  $Lm1_{avg}$  have been shifting with each subsequent technology node, they both were shifting by roughly same factor. The design-rules and other parametric constants used in simulations are all shown in Table 1.

When the MOSFETs threshold-voltage is pronouncedly low compared to  $V$ ,  $Rch$  can be approximated after [13] with

$$Rch \approx \frac{V}{I_{on}} \quad (9)$$


“Figure 3” shows the simulated time delays due to global interconnects on all latest technology nodes: 32nm, 22nm, 14nm, and 10nm. Simulations used relatively high  $Celmor$  equaling 20fF (considering a magnitude estimate for the CMOS Gate input capacitance equaling 1fF, and large values for  $n = m = 20$ ).

In considering the Elmore time delay ( $\tau_{\pi} = \tau_{63\% \text{ rise}}$ ) as our measure to gage the delay due to an interconnect line, “Figure 3” demonstrates maximum clock frequencies ( $Freq$ ) hindered from interconnect delay equaling:  $\frac{1}{(2 \times \tau_{\pi})} \cong 8 - 14\text{GHz}$ . These are close to the highest frequencies in today’s fastest CPU’s when these are over-clocked. Because transistors that supply global interconnects are typically large-periphery high current devices, a 16mA CMOS (having its n-MOSFET current matched to that of its p-MOSFET) was considered in the simulations of “Figure 3”

which while neglecting  $rout$  and for  $V \sim 0.8 - 0.95V$

$$R_{driver} = \frac{V}{16mA} \approx 50 - 60\Omega$$


With a current density between 1.75mA-1.95mA/ $\mu\text{m}$  this CMOS has a total Gate width close to 8-9 $\mu\text{m}$ . The subplot of “Figure 3” shows that although the per-unit length interconnect line capacitance ( $Clump_{PUL}$ ) remained virtually constant with the continuing downscaling of the interconnect pitch from one technology node to the next, the per-unit length of interconnect line resistance was on the other hand increasing drastically. The linear decrease of the total interconnect line capacitance ( $Clump$ ) with continuing decrease of  $L_{avg}$  is therefore countered by this pronounced increase of the interconnect line resistance ( $Rlump$ ). These findings are consistent with what was reported in [2] for inline metal-1 interconnects, and that is exactly what has caused the clock speed in CPU’s to cease from increasing any further after the 90nm CMOS technology node.



**Figure 3.** Simulated time delay through global interconnects ( $\sum_{b=1}^m Cb = 20fF$ ). Subplot: Resistances ( $Rlump$ ) of global interconnects for different technology nodes and their per-unit length values ( $Rlump_{PUL}$ ); and the per-unit length values of parasitic capacitances of global interconnects ( $Clump_{PUL}$ ). (The peak value for  $Rlump_{PUL}$  is 11.6 $\Omega/\mu\text{m}$ , and the peak value for  $Clump_{PUL}$  is 0.33fF/ $\mu\text{m}$ )


“Figure 4” shows similar simulated delays in local metal-1 interconnects for same large periphery CMOS. Given the far lower values of  $Rlump$  in much shorter metal-1 interconnect the  $R_{driver}$  exerted an impact on the time delay. Therefore, the system-blocks that branch-out from the beginning of a metal-1 interconnect contribute effectively to this delay. Because of this it is only reasonable to apply light capacitive loading at beginning of a metal-1 interconnect.

The  $\tau_{\pi}$  rise in all nodes for large  $Celmor$  equaling 20fF and  $\sum_{b=1}^m Cb = 1fF$  was simulated around 1.7ps. This is close to 30x lower than the simulated time delay caused by global interconnects for same  $Celmor$ . By re-simulating same time delays with lower value of  $Celmor$  equaling 2fF this  $\tau_{\pi}$  rise reduced to 0.3ps. “Figure 5” shows the calculated  $\zeta$  parameters in local metal-1 and in global interconnects for all the simulated nodes. As seen all values for  $\zeta$  are above unity. This validates the assumption made in equation (1). Also shown in “figure 5” are the values of the parasitic inductances as these were calculated from equation (6) and used in the  $\zeta$  calculations. Values of  $Clump$  used in the same calculations of  $\zeta$  were those from “Figure 3” and “Figure 4” after they were normalized relative to their  $L_{avg}$ .




**Figure 4.** Simulated time delay through local metal-1 interconnects ( $\sum_{b=1}^m C_b = 1fF$ ). Subplot: Resistances ( $R_{lump}$ ) of metal-1 interconnects for different technology nodes and their per-unit length values ( $R_{lump\_PUL}$ ); and the per-unit length values of parasitic capacitances of metal-1 interconnects ( $Clump\_PUL$ ). (The peak value for  $R_{lump\_PUL}$  is  $44\Omega/\mu m$ , and the peak value for  $Clump\_PUL$  is  $0.32fF/\mu m$ )

It is apparent from the data in ‘‘Figure 3’’ and ‘‘Figure 4’’ that the main impediment to speed in today’s modern CPU’s is coming from global interconnects. This is due to their much larger parasitic resistance and capacitance. These high parasitic’s result from the lengths of global interconnects (e.g.  $L_{avg}$ ) being far higher than the lengths of metal-1 interconnects (e.g.  $L_{m1\_avg}$ ) and of those of other local inline interconnect layers.



**Figure 5.** Simulated values of  $\xi$  and the calculated line inductance magnitudes



**Figure 6.** Simulated values of interconnect line capacitances and 63% delay due to global and metal-1 interconnect lines that are driven with large-periphery CMOS ( $WG = 8 - 9\mu m$ ,  $Celmor = 20fF$ ); and the delay due to the intrinsic frontend performance of a smaller periphery CMOS ( $WG = 0.5\mu m$ ,  $C = 20fF$ )

The higher parasitic capacitance in global interconnects is illustrated in the data of ‘‘Figure 6’’ that show magnitudes of interconnects line capacitance ( $Clump$ ), and the corresponding  $\tau_\pi$  for same global and metal-1 interconnects. It also demonstrates how these delays due to interconnects compare to the intrinsic CMOS frontend delay in far smaller CMOS devices that all have a Gate width  $WG$  equaling  $0.5\mu m$ , and just one  $20fF$  capacitor  $C$  connected straight to their output. The intrinsic CMOS frontend delay was estimated following equation (1) after setting all the interconnect line parameters and  $\sum_{i=1}^n C_i$  to 0, and setting the  $\sum_{b=1}^m C_b = C = 20fF$ .

This delay is:  $\tau_\pi \approx \left(\frac{V}{I_{on}}\right) \times C$

Values for  $V$  and  $I_{on}$  corresponding to 32nm and to 22nm nodes were taken from [8, 12], and the same scaling trend from these references was utilized to interpolate additional magnitudes for  $V$  and  $I_{on}$  corresponding to 14nm and 10nm nodes. These values for  $V$  in 32nm, 22nm, 14nm and 10nm were correspondingly: 0.95V, 0.9V, 0.85V and 0.8V, and for  $I_{on}$  values were correspondingly  $1.75mA/\mu m$ ,  $1.8mA/\mu m$ ,  $1.85mA/\mu m$  and  $1.9mA/\mu m$ .

Most apparently the  $\tau_\pi$  from global interconnects driven by large-periphery CMOS (which  $WG = 8 - 9\mu m$ ) are in all nodes close to an order of magnitude higher than the intrinsic CMOS frontend delay in far smaller device peripheries (which  $WG = 0.5\mu m$ ). This demonstrates that even CMOS devices supplying far smaller currents (0.88 - 0.95mA) are far faster when they do not drive a global interconnect line. This effect from global interconnect is negating in the first place the performance enhancement from the frontend.

## 2.2. The Power-wall Setback

### 2.2.1. Dynamic Power Dissipation

Higher dynamic power dissipates in global interconnects because these carry a far higher capacitive load. Their capacitive load is two folds: 1- Lumped equivalent capacitance resulting from much longer interconnects ( $Clump$ ), and 2- added capacitive loading from the many system blocks that are connected to same global interconnect line. This explains the thermal simulations in [8] that clearly demonstrated a far more heating at distances that are furthest from the Silicon. This is simply because global interconnects run through these distances.

The amount of energy that charges the entire length of an interconnect line is

$$Energy_{line} = \int_0^\infty V \times \left(1 - e^{-\frac{t}{\tau_\pi}}\right) \times \left[ (Clump) \times \frac{dv(t)}{dt} \right] dt$$

The Elmore time delay  $\tau_\pi$  was considered in the above equation because this is the corresponding time constant for charging the interconnect line in its entirety. After substituting  $\frac{dv(t)}{dt} = \frac{V}{\tau_\pi} \times e^{-\frac{t}{\tau_\pi}}$  in the above equation, integrating that equation, and evaluating it for its limits we get

$$Energy_{line} = \frac{1}{2} \times (Clump) \times V^2$$

Because the interconnect line of “Figure 1” carries capacitive loads from its beginning and from its terminated end an additional energy also stores in these capacitive loads as the line charges. This energy is

$$Energy_{stored} = \int_0^{\infty} V \times \left(1 - e^{-\frac{t}{\tau dr}}\right) \times \left[\left(\sum_{b=1}^m Cb\right) \times \frac{dvdr(t)}{dt}\right] dt + \int_0^{\infty} V \times \left(1 - e^{-\frac{t}{\tau \pi}}\right) \times \left[\left(\sum_{i=1}^n Ci\right) \times \frac{dv(t)}{dt}\right] dt$$

wherein  $\tau dr$  is the Elmore time delay at the beginning of this interconnect line. Its expression from [4] is

$$\tau dr = R_{driver} \times \left(Clump + \sum_{i=1}^n Ci + \sum_{b=1}^m Cb\right)$$

After substituting  $\frac{dvdr(t)}{dt} = \frac{V}{\tau dr} \times e^{-\frac{t}{\tau dr}}$ , and  $\frac{dv(t)}{dt} = \frac{V}{\tau \pi} \times e^{-\frac{t}{\tau \pi}}$  in the equation for the  $Energy_{stored}$ , integrating that equation, and evaluating it for its limits we get

$$Energy_{stored} = \frac{1}{2} \times \left(\sum_{b=1}^m Cb + \sum_{i=1}^n Ci\right) \times V^2$$

Therefore, the total energy that stores throughout this interconnect line is

$$Energy_{line} + Energy_{stored} = \frac{1}{2} \times \left(Clump + \sum_{b=1}^m Cb + \sum_{i=1}^n Ci\right) \times V^2$$

During the discharging transition when n-MOSFET switches On and P-MOSFET switches Off, this total energy dissipates in interconnect line and in  $R_{driver}$ . Same amount of energy also dissipates in interconnect line and in  $R_{driver}$  during the charging transition when p-MOSFET switches On and n-MOSFET switches Off. Total power that dissipates in interconnects and in  $R_{driver}$  during an entire clock cycle while the CMOS inverter switches is therefore

$$Power_{cycle} = Freq \times (Energy_{line} + Energy_{stored}) \quad (10)$$

Given that  $Clump$  is substantially large in global interconnects because of excessively long lines (1000-50000 $\mu$ m), tremendously large dynamic losses are consumed in global interconnects.

### 2.2.2. CMOS Standby Power

Equation modeling standby leakage current follows the model described in [14]. The corresponding equation is

$$I_{leakage} = I_o \times 10^{\frac{(V_{gs} - |VT|)}{SS}} \times \left(1 - e^{-\frac{V}{v_{th}}}\right) \quad (11)$$

$I_o = WG \times \delta d \times Ar \times T^2$ .  $\delta d$  (10 $\text{\AA}$ ) is the thickness of the induced residual charge in the surface channel of the MOSFET,  $Ar$  (10A/(cm<sup>2</sup>.K<sup>2</sup>)) is the Richardson’s constant and  $T$  is the temperature (300<sup>0</sup>K).

The corresponding short-channel device threshold voltage ( $VT$ ) can follow same model described in [14] that accounts for the effects from back-Gate biasing. When frontend utilizes double-sided FD-SOI CMOS incorporating

secondary Gates (back-Gates) on both n-MOSFETs and p-MOSFET, a substantial impact on the standby power suppression can be achieved as the biasing of these back-Gates does significantly shift the  $VT$  on these transistors when these are turned Off. Standby power is expressed with


$$Power_{standby} = I_o \times V \times 10^{\frac{(V_{gs} - |VT|)}{SS}} \times \left(1 - e^{-\frac{V}{v_{th}}}\right) \quad (12)$$

## 3. System on Top of System Approach in High-rise Skyscraper-style Monolithic 3D Integration


Our innovative approach of reviving the steady pace of Moore’s law and to enhancing the speed and power efficiency in next generation CPU’s and SOC’s relies on nulling the much long time delays caused from global interconnects by precisely positioning the systems-blocks that comprise memory, logic and/or analog Integrated-Circuits (IC’s) straight on top of one another. Such “system on top of system” approach mitigates the much long time delays caused from global interconnects by greatly shrinking the size of inter-wires between any two system-blocks. “Figure 7” depicts cartoon schematic showing the technique that is adopted in today’s conventional two-dimensional (2D) monolithic dies comprising an integrated-circuit or a CPU for inter-wiring two or more system-blocks that lie farther apart within the same monolithic die. These system-blocks can comprise logic modules, Cache memories, peripheral interfaces, etc... They inter-wire together through excessively long global or semi-global interconnects that cut through an inline dielectric. Because simple CMOS devices and other smaller integrated modules that are closer to one another do also inter-wire together in the same monolithic die with shorter interconnects, the System-blocks that are farther apart can only be inter-wired together by having their global or semi-global interconnects climb through layers of metals and via’s, bridge longer distances (exceeding 100-10000 $\mu$ m) over the shorter interconnects that inter-wire the smaller modules, and then tumble down to their Contacts in their corresponding System-blocks. This approach is increasing drastically the resistive and capacitive parasitic’s in these global and semi-global interconnects and is consequently reducing the frontend speed in today’s CPU’s and SOC’s. This speed suppression from global interconnections was already shown clearly in the simulations summary of “Figure 6” (even lower current transistors were faster when they are not connected to global interconnects).

Through our innovative “system on top of system” approach shown in “Figure 8”, the System-block B of “Figure 7” inter-wires directly on top of the System-block A of same figure. This is accomplished by processing independent monolithic dies, each on a separate layer of Silicon that comprises arrays of monolithically integrated

System-blocks and CMOS devices, and then bonding these separate dies together through their inline dielectric and interconnects to form a one monolithic 3D chip. Through this approach the System-block B connects directly to System-block A through set of miniscule nanoscale-sized interconnects and via's that provide least RC-delays and build an insignificant amount of capacitive energy in them. This will consequently permit recovering the speed from enhancing the frontend performance of CMOS in next-generation CPU's and SOC's.



**Figure 7.** Cartoon schematic illustrating the typical interconnection adopted nowadays between two system-blocks in a monolithically integrated CPU or SOC. Micro-meters long and bulky interconnects are required to procure these interconnections. System-block A is shown inter-wired to System-block B with long bulky layers of interconnects and vias




**Figure 8.** Cartoon schematic illustrating our new “system on top of system” approach in which System block B of “Figure 7” connects directly on top of System block A of same figure with miniscule nanoscale-size interconnects

A plurality of ultra-thinned sheets of Silicon can be stacked vertically on top of one another to form a high-rise skyscraper-style monolithic 3D chip architecture having miniscule nanoscale-sized inline interconnects interconnecting together the System-blocks that are vertically stacked on top of one another in separate Silicon floors (or Silicon layers). These inline interconnects also horizontally inter-wire together the modules and device in a same Silicon layer.

These high-rise architectures can further expand this “System on top of System” approach in a three-dimensional (3D) fully monolithic IC. Cartoon figures depicting these high-rise skyscraper-style architectures for 3D monolithic IC's are shown in “Figure 9”.


CMOS devices made of Fully Depleted Silicon on Insulator (FD-SOI) and comprising symmetrically

double-sided Gates and contacts constitute the building-blocks of this approach to monolithic 3D IC. These are devices fabricated on ultra-thinned layers or sheets of Silicon and incorporate same replicas of the Gate and contacts on both faces of the Silicon to form double-sided structures. The back-Gates (or secondary Gates) and the double-sided contacts enable shorter inter-wiring of transistors between the vertically stacked Silicon layers. “Figure 10 (a)” demonstrates this shorter inter-wiring when only one layer of interconnects (metals) inter-wire the modules and CMOS devices that lie on the same Silicon floor. Portion from these interconnects that inter-wire the devices and modules in same Silicon floor is shown in the “Figure 10 (a)” having a horizontal length equaling DRL and extending in the direction of the transistors Gate lengths. It is separated by a design-rule distance DR from each of the Silicon layers above it and below it.



**Figure 9.** (a) Schematic illustrating the vertical stacking of plurality of ultra-thinned sheets of Silicon layers on top of one another in high-rise skyscraper-style architecture. (b) High thermally conducting materials/films (e. g. Graphene) can be sandwiched between the Silicon floors for a more effective heat management

“Figure 10 (c)” shows same shorter vertical inter-wiring between System-blocks or devices in separate Silicon floors when two layers of interconnects inter-wire instead the CMOS components and modules that lie in the same Silicon floor. More than one layer of interconnects may be necessary or required when the transistors density in the Silicon floors is high. Because transistors and components do also inter-wire vertically in between the Silicon floors no more than two or three layers of interconnects between any two vertically stacked Silicon floors can be typically required to proficiently inter-wire all components and modules in the same Silicon floors. “Figure 10 (b)” and “Figure 10 (d)” show in comparison the other approach to realize same 3D inter-wirings as in the “Figure 10 (a)” and “Figure 10 (b)” but with use of Through-Silicon-Via's (TSV's) [15, 16]. This other approach results in longer vertical inter-wires for same design-rule DR, and its transistor components lack the secondary Gates (back-Gates). The secondary Gate is a key feature in our proposed approach to monolithic 3D IC's as it allows a total independent control of the devices Threshold-Voltages ( $V_T$ 's) and it enables these  $V_T$ 's to be altered or tuned in real-time to force a highest device performance (when the devices are switched On) and a lowest standby power (when they are switched Off).




**Figure 10.** Schematic illustrating the double-sided MOS transistor structure. (a) Schematic illustrating the vertical inter-wiring between double-sided transistors in different Silicon layers when one layer of interconnects inter-wires the CMOS devices in a same Silicon layer. (b) A comparative schematic to (a) illustrating the similar inter-wiring being used in today's more conventional approach to monolithic 3D integration and that utilizes TSV's. (c) Schematic illustrating same vertical inter-wiring to (a) between double-sided transistors but when two layers of interconnects inter-wire the CMOS devices in a same Silicon layer. (d) A comparative schematic to (b) illustrating the similar inter-wiring being used in today's more conventional approach to monolithic 3D integration using TSV's

### 3.1. Comparative Benchmarks

#### 3.1.1. Impediment to Switching Speed from Interconnects

Simulations were carried on both approaches to monolithic 3D integration that the “Figure 10” shows while also considering that high-current 18mA large-periphery CMOS devices drive the vertical interconnect to the Gates of transistors above them. These simulations are shown in “Figure 11”. Equations estimating the time delay from interconnects as these were defined in section 2.1.1 were utilized. The design-rules for metal-1 10nm node from Table 1 were used in simulations but with dimension  $H$  taken as design-rule for the length of isolation trenches in the direction of the devices Gate widths ( $WG$ ), and with dimension  $L_{line}$  in the “Figure 2” pointing vertically instead of pointing into the computer-screen or paper.  $H$  was set to 60nm. A design-rule of the vertical height for each interconnects or metals layer (DR) was set to 50nm. The other dimensions in “Figure 10” were each set such: DRL=15nm, thk=20nm (this is the thickness of the Silicon sheet), DRL1=25nm and DRL2=35nm. The  $C_{elmor}$  value was 20fF in all simulations. All calculated values for  $\zeta$  were close or higher than unity.




**Figure 11.** Comparative RC-delay from interconnects in today's conventional approach to monolithic 3D integration that uses TSV's and in our newly proposed approach that utilizes double-sided CMOS components ( $C_{elmor} = 20\text{fF}$ ,  $\sum_{b=1}^m C_b = 1\text{fF}$ )

Apparently both approaches do mitigate, for same  $C_{elmor}$  and  $\sum_{b=1}^m C_b$ , the propagation time delays from interconnects close to what the metal-1 interconnects in today's conventional 2D IC's are delivering (similar to what “Figure 4” showed). “Figure 11” implies that a

$$Freq \cong \frac{1}{(2 \times \tau_{\pi})} = \frac{1}{2 \times 1.25 \times 10^{-12}} \approx 400\text{GHz}$$

can be delivered through such vertical inter-wiring between transistors provided that the driving transistors can deliver such same or higher speed, and that the intense heat that will consequently generate from such extreme speed is manageable.




**Figure 12.** Simulated time delays due to interconnected in today's 2D IC's and in next generation 3D IC' ( $\sum_{b=1}^m C_b = 1\text{fF}$ ,  $C_{elmor} = 20\text{fF}$ )

“Figure 11” also suggests that the use of double-sided CMOS in monolithic 3D integration does not seem to provide a substantial speed increase over what more conventional monolithic 3D IC's that incorporate TSV's do or can deliver. This impediment to speed despite the shorter interconnects is due to the effect from  $R_{driver}$  (that is shown in the schematic of “Figure 1”). Its relatively large value of 50-60Ω causes it to dominate the Elmore time delay in equation (1) when the lengths for interconnects are in nanoscale. Given that our simulated values for  $R_{lump}$  corresponding to the schematics in “Figure 10 (a), “Figure 10 (b), “Figure 10 (c) and “Figure 10 (d) were respectively 3Ω, 10Ω, 7Ω and 12Ω the much higher values for  $R_{driver}$  dominated this delay. The advantage from using double-sided CMOS in monolithic 3D integration lies

however in its use of secondary Gate to very effectively suppress standby power and in its ability to ensure denser device-level integration in each stacked Silicon layer. More on this is under current investigation and it may be published elsewhere. “Figure 12” shows a side by side panoramic view of the rise-time delays in next generation monolithic 3D IC’s and in today’s trend in integrated-circuits that relies on two-dimensional integration.

### 3.1.2. Effect from Parasitic Coupling

Our proposed novel approach to monolithic 3D integration may raise concerns and constraints on the effects from signal coupling to victim lines. This is because of the much more rapid rise time of the electric signals through its vertical inline interconnects that inter-wire the transistors and modules in different Silicon layers. This effect was simulated on the four separate vertical interconnections to the Gate of a transistor that the “Figure 10” shows. “Figure 13” shows representative schematics depicting this coupling and the active regions in these vertical interconnections that are most prone to it.



**Figure 13.** Representative schematics illustrating the effect from coupling due to an aggressing line on the interconnections to Gate that the “Figure 10” shows when larger DR and  $T$  are utilized

Because  $H=60\text{nm}$  is significantly larger than  $S=29\text{nm}$ , the coupling from aggressing vertical interconnect lines is pronounced mostly through the spacing  $S$ , and consequently only coupling through this spacing was modeled. Aggressing line that is closest to victim line acts as a near-field capacitive aggressor on this victim line whereas the other aggressing line that is  $2 \times S$  away from same victim line acts as an inductive aggressor on it. However because magnetic flux that induces in spacing:  $S$ , which has nanoscale-size dimension, and along the lengths of the


vertical interconnections in monolithic 3D IC’s that also have nanoscale-size lengths, is substantially small compared to the relatively large capacitance caused by the same nanoscale-sized value of  $S$  (equaling  $29\text{nm}$ ), the effect from the inductive aggressing line was neglected in our simulations of coupling. Furthermore, because highest capacitive coupling incurs in portion of an interconnect victim line that is in closer proximity to an aggressing line our simulations were oversimplified to assume that it is only this portion in a victim line that gets coupled. These regions are clearly shown in the “Figure 13” for the four separate vertical interconnections to the Gate of a transistor that the “Figure 10” shows.

Capacitive coupling was estimated following the model in [17] through which the magnitude of peak potential ( $v_{max}$ ) that couples to victim line was defined as

$$v_{max} = \frac{tx}{tr} \times \left(1 - e^{-\frac{tr}{tv}}\right) \quad (13)$$

$tr$  is the 90% rise time of the potential in capacitive aggressor. It was set  $2.5\text{ps}$  based on the data of “Figure 11”.  $tx = (R_{driver} + R_s) \times C_x$  wherein  $C_x$  is the equivalent capacitance of the effective coupling regions that the “Figure 13” shows, and  $R_s$  is the resistance in portion of victim line that connects to a transistor Drain and in which the effect from capacitive coupling was neglected in simulations (because it is sufficiently weak).  $tv$  is computed following [17].

Simulations were performed for the four separate vertical interconnections from Drain-to-Gate that the “Figure 10” shows. “Figure 14” shows the simulated couplings on victim lines for the four interconnects configurations of “Figure 13”. Key findings are that all couplings are sufficiently low ( $< 0.25\text{V}$ ).




**Figure 14.** Capacitive coupling’s from a vertically conducting aggressing line on a paralleled victim line that connects the Drain of one transistor to Gate of another

### 3.1.3. Power Efficiency

#### 3.1.3.1. Dynamic Power

“Figure 15” shows simulated data for the dynamic powers that would dissipate in the CMOS transistors channel and in the interconnects of monolithically integrated 3D IC’s due to the switching cycle of one CMOS. Simulation followed the models specified in Sections 2.1.1, 2.2.1, and the

corresponding design-rules for metal-1 10nm node as these were specified in Section 3.1.1 and in Table 1.



**Figure 15.** CMOS dynamic power simulations for monolithically integrated 3D IC's, and in today's conventional 2D IC's when CMOS drive a global interconnect. Both have same capacitive loads at the interconnect line termination. ( $\sum_{i=1}^n Ci = 20fF$ )


Virtually same dynamic powers were obtained for all the four different vertical interconnections to the Gate of a transistor that the “Figure 10” shows (because their values of  $Clump$  were sufficiently small relative to  $\sum_{b=1}^n Cb$  and  $\sum_{i=1}^n Ci$ ). Also shown in same figure are the typical dynamic powers that dissipate, due to the switching cycle of one CMOS, in today's conventional 10nm node 2D IC's when CMOS drives a global interconnect. Both powers were simulated for a range of switching frequency ( $Freq$ ) varying from 5GHz to 50GHz.

Apparently when a low capacitive load exists at the beginning of interconnect lines ( $\sum_{b=1}^n Cb = 1f$ ), the monolithic 3D IC appears to ensure a dynamic power loss per CMOS at 28GHz equaling that in today's conventional 2D IC's when switched at low 8GHz. Furthermore, even at a high 50GHz CMOS speed the dynamic loss per CMOS in monolithic 3D IC was simulated to be only 0.2mW higher than at 8GHz in same 3D IC. The 50GHz dynamic loss per CMOS in conventional 2D IC was in comparison 0.8mW higher than at 8GHz in same 2D IC. This very drastic enhancement in the dynamic power dissipation is attributed to the substantial reduction of the magnitudes for  $Clump$  from what its values are in the global interconnects of today's conventional 2D IC's.

### 3.1.3.2. Standby Power

“Figure 16” shows simulated data for the standby power in monolithically integrated 3D IC's following the model for the transistor leakage (or Off-state) current in double-sided FD-SOI MOS as this was covered in [14]. The main equations of this model were also described in the Section 2.2.2. Model for the short-channel  $VT$  used in simulations was also described in [14]. As figure shows, the biasing of secondary Gate has strong impact on pronouncedly shifting this device  $VT$  in either direction. This effect is due to the strong electro-static coupling between the two Gates in this device; this was described in full details in [14]. Such independent biasing for secondary Gate can enable the device to be software-programed to have lowest  $VT$  and highest drive current when it is On, and swap instantly to have far higher  $VT$  and lowest standby power when it is switched Off. Simulations in “Figure 16” clearly

demonstrate how through positively back-biasing the secondary Gate in a double-sided FD-SOI n-MOSFET that incorporates long Gate length ( $LG$ ) equaling 90nm its  $VT$  value drops excessively low equaling 125mV (shown in black circle with mark A), same as the  $VT$  value in transistor incorporating far shorter Gate length equaling 10nm but which secondary Gate is unbiased (shown in orange circle with mark B).



**Figure 16.** Simulations of Standby power and  $VT$  in an n-MOSFET FD-SOI transistor as it can be incorporated in our proposed monolithically integrated 3D IC's (It is assumed that p-MOSFET will be balanced to have similar magnitude for Standby power). ( $tox = 0.65nm$  on both Gates;  $tsi = 10nm$ ;  $WG = 0.5\mu m$ ; Gate work-function:  $\phi g = 0.8V$ ; lateral dimension of HALO is 8nm; HALO doping is  $20 \times 10^{18} cm^{-3}$ ; body doping is  $20 \times 10^{17} cm^{-3}$ ;  $VD = 0.8V$ )

Simulations also show that when polarity on secondary Gates reverses from +1.5V to -1.5V, the  $VT$  in transistor having 90nm Gate length jumped from its low 125mV value to a substantially high magnitude of 500mV. This is 375mV shift. This correspondingly produced amount of leakage or standby power two orders of magnitude lower than when the secondary Gate is unbiased. Similarly, when same polarity is reversed on secondary Gate of device having 20nm Gate length its  $VT$  jumped from 150mV to 325mV and its standby power was correspondingly more than one order of magnitude lower than when secondary Gate is unbiased.

## 4. Conclusions

Analytic simulations based on established models for interconnects and transistor devices demonstrated that monolithically integrated three-dimensional integrated-circuits do offer dramatic enhancements to the speed and power-efficiency for next generation CPU's and SOC's. These enhancements were shown to be driven by an extensive reduction in the size of interconnects that are used to inter-wire the transistors and their system blocks in today's Central-Processing-Units (CPU's) and Systems-On-Chips (SOC's). The large and bulky interconnects in today's CPU's and SOC's were also demonstrated to be the major cause to impeding the switching speed and increasing the dissipative powers in these monolithic systems. It was further shown that it is these global interconnects that caused the clock speed in today's CPU's to saturate around 8GHz when overclocked.

Our novel approach to monolithic 3D integration enables a virtually infinite amount of transistors to be monolithically

integrated and stacked on top of one another and it will revive the steady pace of Moore’s law. It is also manufacturable with standard CMOS-like processes that use none other than “good old” Silicon and copper interconnects which are still the only few materials proven to date of having a flexible capability to manufacture large-scale integrated electronics. These processes were described in our Patent application US15/731,051 [18].

The Standby power in the transistors can reduce by more than one or two orders of magnitude and their performance can improve drastically through an effective use of secondary Gates in these transistors. These dramatic improvements in device performance and suppression of standby power were shown realizable through back-biasing the secondary Gate in fully-depleted MOS transistors. This suggests a direction to relax the Gate pitch in future technologies and back-bias secondary Gates of FD-SOI MOS to boost performance and suppress standby power. Furthermore, since transistors will also integrate vertically, the Gate width of transistors can be increased to enable higher drive currents while the continuous denser integration of transistors can still be realizable through the continuous vertical stacking of transistors on top of one another.

## ACKNOWLEDGEMENTS

The author would like to thank the staff at Solidi Technologies for their support throughout this project.

## REFERENCES

- [1] Jeffrey A. Davis, Raguraman Venkatesan, Alain Kaloyeros, Michael Beylansky, Shukri J. Souri, Kaustav Banerjee, Member, IEEE, Krishna C. Saraswat, Fellow, IEEE, Arifur Rahman, Member, IEEE, Rafael Reif, Fellow, IEEE, and James D. Meindl, Fellow, IEEE, “Interconnect Limits on Gigascale Integration (GSI) in the 21st Century”, *Proc. IEEE*, vol. 89, no. 3, pp. 305–324, Mar. 2001.
- [2] Ruth Brain, “Interconnect Scaling: Challenges and opportunities”, *Proc. International Elec. Dev. Meeting (IEDM)*, 2016, San Francisco, California, United States, 1-4.
- [3] G. Bae, D.-I. Bae, M. Kang, S. M. Hwang, S. S. Kim, B. Seo, T. Y. Kwon, T. J. Lee, C. Moon, Y. M. Choi, K. Oikawa, S. Masuoka, K. y. Chun, S. H. Park, H. J. Shin, J. C. Kim, K. K. Bhuwalka, D. H. Kim, W. J. Kim, J. Yoo, H. Y. Jeon, M. S. Yang, S. -J. Chung, D. Kim, B. H. Ham, K. J. Park, W. D. Kim, S. H. Park, G. Song, Y. H. Kim, M. S. Kang, K. H. Hwang, C.-H. Park, J. -H. Le, D.-W. Kim, S-M. Jung, H. K. Kang, “3nm GAA Technology Featuring Multi-Bridge-Chanel FET for Low-Power and High-Performance Applications”, *International Elec. Dev. Meeting (IEDM)*, 2018, San Francisco, California, United States, 28.7.1-28.7.4.
- [4] Mustafa Celik, Lawrence Pileggi, Altan Odabasioglu, *IC Interconnect Analysis*, Kluwer Academic Publishers, New York, pp. 31-43, 2002.
- [5] Maxat N. Touzelbaev, Josef Miler, Yizhang Yang, Gamal Refai-Ahmed, Kenneth E. Goodson, “High-Efficiency Transient Temperature Calculations for Applications in Dynamic thermal Management of Electronic Devices”, *Journal of electronic Packaging*, vol. 135, pp. 031001-1–031001-8, Sep. 2013.
- [6] Yu Cao, *Predictive Technology Model for Robust Nanoelectronic Design*, Springer, New York, pp. 81-119, 2011.
- [7] Zygmunt Piatek, Bernard Baron, Tomasz Szczegieliak, Dariusz Kusiak, Artur Pasierbek, “Self inductance of long conductor of rectangular cross”, *Prz. Elektrotech.*, R. 88, pp. 323-326, 2012.
- [8] Sungjun Im, Student Member, IEEE, Navin Srivastava, Student Member, IEEE, Kaustav Banerjee, Senior Member, IEEE, and Kenneth E. Goodson, Associate, IEEE, “Scaling Analysis of Multilevel Interconnect Temperatures for High-Performance ICs”, *IEEE Trans. Elec. Dev.*, vol. 52, pp. 2710–2719, Dec. 2005.
- [9] Nir Magen, Avinoam Kolodny, Uri Weiser, Nachum Shamir, “Interconnect-Power Dissipation in a Microprocessor”, *Proc. International Workshop on System level interconnect (SLIP)*, 2004, Paris, France, 7-13.
- [10] Robert W. Keyes, “The Evolution of Digital Electronics Towards VLSI”, *IEEE Trans. Elec. Dev.*, vol. ED-26, pp. 271–279, Apr. 1979.
- [11] Jeff Gilbert, Mark Rowland, “The Intel Xeon processor E5 family architecture, power efficiency, and performance”, *Proc. IEEE Hot Chips 24 Symposium (HCS)*, 2012, Cupertino, California, United States, 1-25.
- [12] C. Auth, A. Aliyarukunju, M. Asoro, D. Bergstrom, V. Bhagwat, J. Bridesall, N. Bisnik, M. Buehler, V. Chikarmane, G. Ding, Q. Fu, H. Gomez, W. Han, D. Hanken, M. haran, M. Hattendorf, R. Heussner, H. Hiramatsu, B. Ho, S. Jaloviar, I. Jin, S. Joshi, S. Kirbi, S. Kosaraju, H. Kothari, G. Leatherman, K. Lee, J. Leib, A. Madhavan, K. Marla, H. Meyer, T. Mule, C. Parker, S. Parthasarathy, C. Pelto, Li. Pipes, I. Post, M. Prince, A. Rahman, S. Rajamani, A. Saha, J. Dacuna Santos, M. Sharma, V. Sharma, J. Shin, P. Sinha, P. Smith, M. Sprinkle, A. St. Amour, C. Staus, R. Suri, D. Towner, A. Tripathi, A. Tura, C. Ward, A. Yeoh, “A 10nm High Performance and Low-Power CMOS Technology Featuring 3rd Generation FINFET Transistors, Self-Aligned Quad Patterning, Contact over Active Gate and Cobalt Local interconnects”, *International Elec. Dev. Meeting (IEDM)*, 2017, San Francisco, California, United States, 29.1.1-29.1.4.
- [13] Sedra/Smith, *Microelectronic Circuits 4th edition*, Oxford University Press Inc., New York, pp. 432-434, 1998.
- [14] Ahmad Houssam Tarakji, “A dc model of the Planar Dual-Gated FD-SOI MOSFET that captures the effects of high biases and HALO”, *Physica Status Solidi (a)*, Jan. 2018. Ahmad Houssam Tarakji, “A dc model of the Planar Dual-Gated FD-SOI MOSFET that captures the effects of high biases and HALO”, *Physica Status Solidi (a)*, Jan. 2018.
- [15] Zvi Or-Bach et a., “3D Semiconductor Device and Structure”, US 9,564, 432 B2, Feb. 2017.
- [16] Zvi Or-Bach et a., “Method to Form a 3D Semiconductor Device”, US 9,577, 642, B2, Feb. 2017.

- [17] P. V. Hunagund, A. B. Kalpana, "Crosstalk Noise Modeling for RC and RLC interconnects in deep Submicron VLSI Circuits", Journal of Computing, vol. 2, iss. 4, pp. 60–65, Apr. 2010.
- [18] U.S patent application no. US15/731,051, Ahmad H. Tarakji, Nirmal Chaudhary, publish. Oct. 2018.