

# Gate Stack High- $\kappa$ Materials for Si-Based MOSFETs Past, Present, and Futures

Saeed Mohsenifar\*, M. H. Shahrokhbabadi

Faculty of Electrical and Computer Engineering, Hakim Sabzevari University, Sabzevar, Iran

**Abstract** An extensive discussion on the High- $\kappa$  Metal Gate (HKMG) Stack for Si-based MOSFETs has been reviewed in this paper. The implementation of High- $\kappa$  oxides is a developing strategy to allow more miniaturization of microelectronic components, for the sake of scaling down that predicted by Moore's Law. The main advantage of Silica ( $\text{SiO}_2$ ) as a traditional gate oxide is that it can be thermally grown conveniently on Si-substrate whereas its dielectric is an issue compared to the state of the art oxides. The term of High- $\kappa$  oxide refers to a material with a high dielectric constant of  $\kappa$ , as compared to Silica, that candidate to replace Silica gate dielectrics in advanced CMOS applications. However, many issues such as electrical quality, thermodynamic stability, kinetic stability, gate compatibility and process compatibility remain to be resolved in the terms of implementation and process integration.

**Keywords** High- $\kappa$  Metal Gate (HKMG), MOSFET, High- $\kappa$  oxides, Scaling down, Moore's Law, Silica, CMOS

## 1. Introduction

Microelectronics has penetrated into our lives for the last sixty years. The simple multimedia experience that we have enjoyed from the first days of radio and TV right up to today's world of the Internet that even a child can collect the information from it, would not have been possible without Microelectronics.

The massive penetration of Microelectronics into consumer, communication and automotive markets mean that in 2014 a worldwide 82 billion USD investment in semiconductor materials and equipment led to 336 billion USD worth of semiconductor sales, which were built into 1,746 billion USD worth of electronics equipment as shown in Figure 1; so the Microelectronic is one of the main high technological knowledge and this property results high tech economy. So according to mentioned the cornerstone of high tech economy is semiconductor with its materials and equipment [1, 2].

Microelectronic need low cost and high performance to go ahead. The most effective way to improve performance and reduce costs is to shrinking or scaling down of the device. But by thinning of the Silica ( $\text{SiO}_2$ ) gate oxide beyond 20Å, undesirable gate leakage currents and gate oxide unreliability are perceived, so stand by power consumption had arisen disturbingly [5, 6]. The implementation of High- $\kappa$  oxides is a developing strategy to allow more miniaturization of

microelectronic components, for the sake of scaling down that predicted by Moore's Law. A survey of High- $\kappa$  oxides, requisites for the best choice as a gate dielectric in a MOSFET, gate compatibility, current and future of High- $\kappa$  oxides for CMOS applications are investigated and presented subsequently in this paper.




Figure 1. Microelectronics world market for 2014

## 2. Scaling and Challenges

### 2.1. MOSFET Structure

The metal oxide field effect transistor (MOSFET) made from silicon is the main and fundamental electronic device among the any other devices such as Resistor and Capacitor devices, Diodes, Bipolar Junction Transistor (BJT), Thyristor, Metal-semiconductor field effect transistor (MESFET) and etc. It works as a solid state switch by

\* Corresponding author:

saeed.mfar@gmail.com (Saeed Mohsenifar)

Published online at <http://journal.sapub.org/msse>

Copyright © 2015 Scientific & Academic Publishing. All Rights Reserved

applying a voltage across the source and drain as shown in Figure 2. As a voltage is applied to the gate electrode carriers are attracted to the surface of the Si channel and current can flow from the source to the drain where the current depends on the gate capacitance and is most simply expressed as:

$$I_{ds} = \frac{1}{2} \mu C_{OX} \frac{W}{L} (V_g - V_t)^2 \quad (1)$$

$$C = C_{OX} = k\epsilon_0 \frac{A}{d} \quad (2)$$

Where  $\epsilon_0$  is the permittivity of free space,  $k$  is the relative dielectric constant,  $A$  is the area equal to  $L \cdot W$  where  $L$  is the gate length,  $W$  is the channel width and  $d$  is the oxide thickness. The relative dielectric constant,  $\kappa$ , is defined according to Equation (3), where  $\epsilon_d$  is the permittivity of the dielectric.

$$k = \frac{\epsilon_d}{\epsilon_0} \quad (3)$$

With smaller devices, the gate oxide thickness is also small, so from the above relation by the smaller  $d$  the capacitance  $C$  is large and hence the device current is also large. This is essential for maximizing circuit speed [1].




Figure 2. Simple structure of MOSFET

## 2.2. Scaling and Moore's Law

For decades, research and development of semiconductor processing technology and device integration have dedicated on improving performance and reducing costs using silica as the gate dielectric and doped polysilicon as the gate electrode. The most effective way to improve performance and reduce costs is to shrink or scale the device gate length and gate oxide as predicted by Moore's Law.

Moore's Law motivated the economics of the semiconductor industry over the past half century, which is really the observation that as semiconductor manufacturing technology continually improves, the minimum manufacturing cost per device is continually decreasing and is realized by doubling the number of devices per unit area every two years. This very real trend first said by Gordon Moore in 1965, has continued steadily through nodes named in microns on to nanometer-scale nodes and very soon to nodes that one might expect will be termed in angstroms [2-5].

The terminology of device nodes is the minimum feature

size has arisen as a common way to reference each new technology as the minimum feature size in a transistor decreases exponentially each year (Figure 3). The device node at one time equated to the half-pitch or spacing between the tightest metal lines in Dynamic Random Access Memory (DRAM) chips, then migrated to become the minimum feature size in a given chip (typically Flash memory), and now the device node is effectively a marketing term that continues to decrease linearly even if no feature on the chip can be found to match it [2, 4].




Figure 3. The scaling of feature size and gate length according to the 2013 Semiconductor Roadmap [6]

Scaling of the MOSFETs, results in fabricating more devices per wafer (i.e., increase the device density) and this has led to in the dramatic decrease in the cost per chip. The shift from the age of microelectronics to the new age of nanoelectronics will not only expand the pervasiveness make electronics, making them small enough, light enough and cheap enough to build into just about anything – even one-use products; Device scaling has other benefits too, with smaller sized transistors, the size of the interconnects have got smaller and this has reduced the path length for electrons to travel, thereby decreasing the resistance existing by the path, circuit delays, power consumption and increasing the speed of device operation by enhancing the switching speed and delay of the device [1, 2, 7].

## 2.3. Problems Arisen from Shrinking

This is probable that gate dielectric thickness will be the first parameter to reach atomic dimensions. This is because the dielectric thickness indirectly controls the gate length. In general, when the channel length becomes of the same order of magnitude as the depletion-layer widths of the source and drain, a MOSFET device is considered to be short and the so-called short-channel effects (SCE's) arise. Thus, In order to continue scaling the planar MOSFET without harmful SCE's, the effective gate length needs to be 40 times the dielectric thickness so the dielectric thickness must be decrease along with the physical dimensions of the device according to a general relation first proposed by Robert Dennard and his colleagues at IBM in 1974 [2, 3, 4, 8].

Dennard's scaling rules were followed for decades on MOSFETs with Silica gate dielectrics to scaling with better performance.

Despite succeeding Dennard's scaling rules, by thinning of the gate oxide (Silica) beyond 20Å, uninvited gate leakage currents and gate oxide unreliability are perceived, so stand by power consumption and heat of the chips, which had originally been effectively constant, had arisen disturbingly [1, 9].

The Silica layer used as the gate dielectric now is so thin (~1.2 nm) that produced at the 90 nm node; It is equal to only about four molecular layers of Silica and the gate leakage current due to direct tunneling phenomenon of electrons through the Silica becomes too high to continue scaling its physical thickness, exceeding 1A/cm<sup>2</sup> at 1V (Figure 4). This means that the static power dissipation would be unsuitable [4, 5, 10]. In addition it becomes increasingly difficult to make such unreliable thin films. Thus at 65 nm the gate dielectric failed to scale, and it became necessary to introduce new materials as a dielectric at the 45 nm and below nodes [4].




Figure 4. 90nm node has a dielectric thickness of 1.2nm-Intel [11]

#### 2.4. Solution

The solution to the tunneling problem is to replace Silica with a physically thicker layer of new material of higher  $\kappa$ , as shown in transmission electron microscope images in Figure 5 [10, 12].




Figure 5. TEM image of Silica based gate stack vs. image of High- $\kappa$  gate stack [5]

The concept of a High- $\kappa$  dielectric as a gate stack can be realized by considering a simple MOS capacitor, Figure 6. The capacitance ( $C$ ) of the device can be calculated according to Equation (2). By exchanging a High- $\kappa$  dielectric in place of Silica the capacitance of the device can be increased for a given spacing ( $d$ ). In practice the High- $\kappa$  dielectrics have a smaller band gap than Silica, and therefore allow more current to leak between the electrodes unless the physical thickness of the dielectric is increased. Thus the ( $d$ ) must be increased while decreasing the leakage current of the device and maintaining the same electric field in the channel [1, 2, 9, 10].




Figure 6. A basic MOS capacitor

These new gate oxides are called 'High- $\kappa$  oxides', though for device designers, as the precise material does not matter, it is expedient to define an "electrical thickness" of a new oxide or "EOT" means equivalent oxide thickness. EOT is the thickness of Silica that would give an equivalent capacitance in accumulation to the device being measured by:

$$t_{OX} = EOT = t_{HiK} \frac{3.9}{\kappa} \quad (4)$$

Here, 3.9 is the relative permittivity constant of Silica.

Figure 7 shows the model of direct tunneling leakage current effect. Silica film can pass the electron easily through the insulator because of the physical thinness. On the other hand, High- $\kappa$  oxides can restrict the current by the physical thickness while keeping the EOT small [4].




Figure 7. Band diagrams of High- $\kappa$  material and Silica [4]

### 3. A Survey on High- $\kappa$ Oxides

Silicon is also used extensively as it is much more economical than other semiconductors but maybe the main reason that microelectronics uses Si technology is Silica. As a semiconductor, Si has average performance, but in most respects Silica is an excellent insulator. It has the key advantage that it can be made from Si simply by thermal oxidation, whereas every other semiconductor (Ge, GaAs, GaN, SiC . . .) has a poor native oxide or poor interface with its oxide. Silica is amorphous, has good quality of insulation, very few electronic defects and forms an excellent, abrupt interface with Si. It has the property of hard mask in different diffusion and doping process and can be etched or patterned to a nanometer scale. It has Chemical and thermal stability at high temperature and high breakdown fields of 13 MV/cm. So because of all above reasons Silica with the low  $k$  value of 3.9 has been used as the primary gate dielectric for over four decades since the tunneling occurred by scaling [5, 9].

For CMOS application, High- $\kappa$  oxides are defined as those with a relative dielectric constant greater than about 9 and refer to a class of simple binary and ternary metal oxide insulators, including transition metals from groups 3–5, the lanthanides and Aluminum [4].

In the past ten years, significant development has been made on the screening and selection of High- $\kappa$  oxides, understanding their physical properties, and their integration into CMOS technology. Among them are group IIIA metal oxides such as aluminum oxide ( $\text{Al}_2\text{O}_3$ ), group IVB Metal Oxides and silicates such as titanium oxide ( $\text{TiO}_2$ ), zirconium oxide ( $\text{ZrO}_2$ ), zirconium silicate ( $\text{ZrSiO}_4$ ), Hafnium oxide ( $\text{HfO}_2$ ), hafnium silicate ( $\text{HfSi}_x\text{O}_y$ ), rare earth oxides, various lanthanides, and their silicates such as lanthanum oxide ( $\text{La}_2\text{O}_3$ ), yttrium oxide ( $\text{Y}_2\text{O}_3$ ), gadolinium oxide ( $\text{Gd}_2\text{O}_3$ ), erbium oxide ( $\text{Er}_2\text{O}_3$ ), neodymium oxide ( $\text{Nd}_2\text{O}_3$ ), cerium oxide ( $\text{CeO}_2$ ), praseodymium oxide ( $\text{Pr}_2\text{O}_3$ ), lanthanum aluminate ( $\text{LaAlO}_3$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), strontium titanate ( $\text{SrTiO}_3$ ), cerium zirconate ( $\text{CeZrO}_4$ ) and rare-earth scandates such as  $\text{LaScO}_3$ ,  $\text{GdScO}_3$ ,  $\text{DyScO}_3$ , and  $\text{SmScO}_3$  [3, 4, 9, 13].

### 4. Requisites for the Best Choice

While the use of High- $\kappa$  oxides sounds good in theory, many issues remain to be resolved in terms of implementation; e.g. the material must be compatible with the surrounding silicon and the fabrication processes that used. There are four key problems for successful introduction of High- $\kappa$  oxides: (1) Be able to continue scaling to lower EOTs, (2) Stop the gate threshold voltage instabilities caused by the high defect densities (3) limit the loss of carrier mobility in the Si channel when using High- $\kappa$  oxides (4) warrant reliability of the gate insulator. To do this, a material must be found that meets many criteria [1, 2, 5, 9].

#### 4.1. K Value, Band Gap and Band Offset

It is clearly essential that the first key requirement is the  $\kappa$  value. It must be high enough to use economically for a reasonable number of scaling nodes. The appropriate dielectric constant of the metal oxide should be over 12, rather 25–35. However, very large  $\kappa$  value will make unwanted strong fringing field from the gate to the source/drain regions. These fringing fields further induce electric fields from the source/drain to channel which declines the gate control and damages short-channel performances [9].

##### 4.1.1. Band offset and Band Gap




Figure 8. Need for band offsets of over 1V in Si-Oxide

Table 1. Main dielectric materials with their parameters [5]

Material	$\kappa$	$E_g(\text{eV})$	CBO(eV)	VBO(eV)
$\text{SiO}_2$	3.9	9.0	3.2	4.7
$\text{Si}_3\text{N}_4$	7	5.3	2.4	1.8
$\text{Al}_2\text{O}_3$	9	8.8	2.8	4.9
$\text{La}_2\text{O}_3$	30	6	2.3	2.6
$\text{ZrO}_2$	25	5.8	1.5	3.2
$\text{Ta}_2\text{O}_5$	22	4.4	0.35	2.95
$\text{HfO}_2$	25	5.8	1.4	3.3
$\text{HfSiO}_4$	11	6.5	1.8	3.6
$\text{TiO}_2$	80	3.5	0	2.4
$\text{SrTiO}_3$	2000	3.2	0	2.1

The High- $\kappa$  oxide must act as an insulator with a band gap larger than 5 eV, having the potential barrier at each band must be over 1eV as shown in Figure 8, in order to minimize the injection by the Schottky emission of carrier into the oxide bands that cause unacceptable high leakage currents. Also to prevent from the direct tunneling, it is necessary to find an insulator with a high  $\kappa$  value and high barrier to ensure low gate leakage current density. Table 1 lists the main dielectric materials with their  $\kappa$  and band gap ( $E_g$ ) values as well as the conduction (valence) band offset, CBO (VBO). For example, the band gap of Silica is 9eV, so it has large barriers for both electrons and holes; the conduction



and valence band offsets with Si are 3.1 eV and 4.8 eV, respectively. However, for oxides with a narrower band gap like SrTiO<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub> the CBO is very low and their bands must be aligned almost symmetrically with respect to those of Si for both barriers to be over 1 eV. This limits the choice of oxide to those with band gaps over 5 eV. The oxides that satisfy this criterion are Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Y<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub> and various lanthanides, and their silicates and aluminates [5, 9].

#### 4.1.2. Trade-off

There is a trade-off between  $\kappa$  value and the band offset, which requires a reasonably large band gap. Generally, the  $\kappa$ -value of the High- $\kappa$  dielectrics tends to vary inversely with their band gap, as shown in Figure 9; so we must accept a relatively low  $\kappa$  value. For example, There are numerous ferroelectric oxides with extremely too high  $\kappa$  value, such as SrTiO<sub>3</sub> ( $\kappa = 200$ ,  $E_g = 3.3$  eV) unsuitable for MOSFET applications due to their rather small band gaps [9, 10].




Figure 9. Dielectric constant vs. band gap for candidate gate oxides [5]

For the finally in this section, Yeo [14] defined a Figure of Merit (FOM),  $K$ , for direct tunneling, which combines the barrier height ( $\phi$ ), tunneling mass ( $m^*$ ) and dielectric constant ( $\kappa$ ) and  $t$  is the EOT.

$$j = j_0 \exp(-2Kt) \quad (5)$$

$$K = (2m^*\phi)^{1/2}(\kappa/3.9) \quad (6)$$




Figure 10. Leakage current density vs. EOT for various High- $\kappa$  oxides [5]

According to this equation, the early leakage current data for various High- $\kappa$  oxides are plotted below in Figure 10 as a function of EOT typical High- $\kappa$  oxides. As you see, Lanthanides have the lowest leakage and the highest FOM because they have the largest conduction band (CB) offset. Hf alloys are presently preferred because lanthanides are hygroscopic and because they give low gate threshold voltages for both FET polarities, Interface quality and structural defects.

## 4.2. Interface Quality and Structural Defects

### 4.2.1. Electrically Active Defects

Dielectrics must have few electrically active defects as a gate oxide. Electrically active defects are defined as atomic configurations which give rise to electronic states in the oxide band gap that can trap carriers. Normally, these are sites of extra or deficit of oxygen or impurities. They can be in the oxide or at the interface [1, 5]. Defects are unwanted because of:

1. They cause unreliability; they are the starting point for electrical failure and oxide breakdown charges or high leakage current at best.
2. Trapped charge scatters carriers in the channel and decreases the carrier mobility.
3. Trapped charge in defects shift the gate threshold voltage of the transistor,  $V_{th}$ , the voltage at which it turns on. Also, the trapped charge changes with time too, so  $V_{th}$  shifts with time, leading to instability of operating characteristics.

### 4.2.2. Defects in High- $\kappa$ Oxides

The high electrical quality of the Si: SiO<sub>2</sub> interface was the key advantage of Si as a semiconductor. There is a low concentration of defects in the Silica which give rise to states in the gap. The defects in Silica are primarily because of its low coordination number and dangling bond. The dangling bond can be removed by relaxing and re-bonding the network especially at the Si/SiO<sub>2</sub> interface. Most of the remaining defects are readily passivated by hydrogen [5, 9].

The electrical quality of the Si: High- $\kappa$  interface also must be of the highest quality in terms of roughness and absence of defects in order to avoid scattering carriers. However, the High- $\kappa$  oxides differ from Silica in that they are not basically low defect density materials; their bonding structure is ionic, and they have higher coordination number; so they have intrinsic defects such as oxygen vacancies, oxygen interstitials, or oxygen deficiency defects due to possible multiple valence of the metal. Among them, the large amount of oxygen vacancies is the primary source of oxide traps [5, 9]. In addition there is different processing between the metal oxides and conventional thermal oxide Silica, the electrically active defects can also be introduced into the High- $\kappa$  oxide during the gate electrode deposition or Rapid Thermal Annealing (RTA) process due to high diffusivity of various species in High- $\kappa$  oxides. These defects can be a

source of fixed charges and electron traps, where the second may affect both the device performance and reliability [15].

Therefore, the High- $\kappa$  gate oxide has higher defect concentration than Silica; so much of the present engineering on High- $\kappa$  oxides is trying to reduce defect densities by process control and annealing. For example Metal oxides are deposited on the silicon substrate instead of thermally grown like Silica. The intrinsic quality of the deposited film is poorer to thermally grown; so a post-deposition annealing (PDA) under dilute oxygen ambient is necessary to receive high performance devices [13, 16, 17, 18].

#### 4.2.3. Channel Mobility Degradation


The objective of device scaling is to create smaller, faster devices. High speed requires high source–drain current, which in turn depends on the carrier mobility. Carriers in the FET behave like a two-dimensional electron gas. The carrier density is determined by the vertical (gate) electric field which induces them. The carrier mobility in a 2D electron gas is found to depend in a ‘universal’ way on the gate field, according to a so-called ‘universal mobility model’ [5]. The individual scattering process  $V_i$  add up in to a total scattering rate  $v$ :

$$v = v_1 + v_2 + v_3 \quad (7)$$

The degradation of carrier mobility in the channel is another major concern. The surface mobility is governed by various scattering mechanisms at the bulk silicon and at the dielectric/Si interface. The major scattering mechanisms affecting the channel mobility at the SiO<sub>2</sub>/Si interface are the Coulomb ( $\mu_{\text{Coul}}$ ), surface roughness ( $\mu_{\text{SR}}$ ), and phonon scattering ( $\mu_{\text{Ph}}$ ). According to Mathieson’s rule, the overall effective channel mobility ( $\mu_{\text{eff}}$ ) is given by:

$$\frac{1}{\mu_{\text{eff}}} = \frac{1}{\mu_{\text{Coul}}} + \frac{1}{\mu_{\text{SR}}} + \frac{1}{\mu_{\text{Ph}}} \quad (8)$$

However, the channel mobility at the High- $\kappa$ /Si interface was reported to be greatly degraded [9]. First, the surface roughness plays important roles in this degradation. The High- $\kappa$ /Si interface has higher degree of roughness because the metal-O and metal-Si generally have longer bond lengths than the Si-Si of the substrate. Moreover, High- $\kappa$  oxides have much higher oxide trap and interface trap densities than Silica. As a result, the Coulomb scattering would be more pronounced compared to the Silica case. Furthermore, the soft optical phonons in the High- $\kappa$  metal oxide layer will also interact with the channel electrons and result in mobility degradation. All the factors contributing to carrier mobility degradation in MOSFET with a High- $\kappa$  oxide layer are shown in Figure 11. The density of soft optical phonons is usually high in the High- $\kappa$  metal oxide such as HfO<sub>2</sub> and ZrO<sub>2</sub> due to the ionic bonds. It was reported that this soft phonon mechanism could be minimized either by using HfSiO<sub>4</sub> or by including SiO<sub>2</sub> interlayer to keep HfO<sub>2</sub> away from the channel. However, both methods increase the EOT. Finding a way to improve the channel mobility is, therefore, a big challenge when using High- $\kappa$  oxides [19].



**Figure 11.** Factors contributing to carrier mobility degradation in a High- $\kappa$  oxide layer [19]

#### 4.2.4. Reliability

The reliability of the gate insulator has always been a main concern thru all CMOS generations. The High- $\kappa$  dielectrics incline to show two important general reliability trends: (1) the breakdown strength is lower for the High- $\kappa$  oxides versus Silica while (2) the local electric field is larger. Fortunately, most of the models and concepts that had been advanced for Silica or SiON reliability could be maintained on High- $\kappa$  stacks. Similar to Silica, the High- $\kappa$  oxides show some reliability phenomena including negative bias temperature instability (NBTI), positive bias temperature instability (PBTI), stress-induced leakage current (SILC), and time-dependent dielectric breakdown (TDDB) [9].



The bias temperature instability was identified as one of the most limiting reliability issues in scaled CMOS technologies. It causes an increase in the threshold voltage and following decrease in drain current and transconductance of a MOSFET. The High- $\kappa$  oxides such as Hf-based dielectrics present serious instabilities for negative and positive bias, after negative bias temperature and positive bias temperature stresses. NBTI is produced by two mechanism: the first is generation of new defects under the influence of the existence of holes at the High- $\kappa$ /Si interface and the second is positive charge formation in the gate oxide. Whereas the PBTI only exists in the form of donor-like interface state generation that affects nMOS transistor when positively biased [20].

Additional bulk traps in High- $\kappa$  oxides are made during positive constant voltage stress, leading to dielectric breakdown when a critical trap density is reached that refers to TDDB. The breakdown is triggered by formation of a conducting path through the gate oxide to substrate due to electron tunneling current, when MOSFETs are operated close to or beyond their specified operating voltages. The generated traps give rise to SILC, which has to be taken into account in the actual process [21]. Again, defects are formed in the gate oxide at the Silica/Si interface due to flow of charge carriers. This may cause quasi-breakdown on the gate oxide layer [9].

### 4.3. Thermodynamic Stability on Silicon

In MOS structure the gate oxide is in very close contact to the Si channel, so for all gate dielectrics, the interface reactivity with Si substrate is very important and, in most cases, is the dominant factor in defining the general electrical properties. Stability requires no or little reaction of the High- $\kappa$  oxide with Si to prevent form either silica or a silicide layers by the reactions as described below [5, 6, 13].

As mentioned in section 4.4.2 in the gate-first process the PDA is necessary, therefore the oxide must to be processed at the dopant activation anneal for 5 seconds at 1000°C [1]. Most High- $\kappa$  oxides, however, form a crystalline structure after a relatively high temperature annealing. Therefore the oxygen limited in the ambient of the PDA diffuses through the grain boundaries of the metal oxides and reacts with silicon substrate, which forms a Silica interlayer, so the Silica layer usually grows during the PDA stage, not during High- $\kappa$  oxide growth [13, 16, 17, 18].



#### 4.3.1. Interlayer

An interlayer of silica or silicate usually exists between the Si channel and the High- $\kappa$  oxide layer that degrade the properties of the dielectric and the underlying silicon or of both [22]. From an electrical perspective the silica interface layer and High- $\kappa$  oxide layer can be treated as two capacitors connected in series and the overall EOT is given by the series capacitance formula:

$$\frac{1}{C_{OX}} = \frac{1}{C_{IL}} + \frac{1}{C_{HIK}} \quad (11)$$

Which becomes:

$$\text{EOT} = t_{\text{SiO}_2} + \text{EOT}_{\text{HIK}} \quad (12)$$

Therefore, this extra low- $\kappa$  silica layer will conciliation the total capacitance density of the gate stack, increases the EOT and denies the effect of the new oxide, limit the scaling of EOT below 1.0 nm. It has an effective  $k$  value somewhere between the two and can be valued by a linear combination based on physical thicknesses if needed. It is notable that the typical physical thicknesses of the interlayer (~6–10 Å) and High- $\kappa$  (~15–20 Å) layers in current state of the art MOSFETs are pushing the limits of what can be measured accurately even with state of the art metrology, so electrical characterization is generally depend on more heavily [4]. Also the silicide is metallic and would short circuit the channel.


There are advantages to this interfacial layer, as long as its presence and thickness can be controlled. For example, a ‘chemical oxide’ acts as a nucleation layer for ALD growth of HfO<sub>2</sub> [23, 24]. This silica interfacial layer is not an abrupt interface. In principle, it can be made with a very low defect concentration, by annealing. A SiO<sub>2</sub> layer spaces the Si channel from the High- $\kappa$  oxide, which can decrease mobility degradation due remote scattering. So this interlayer is required in order to maintain the quality and reliability of the

transistor and in order to maintain the carrier mobility in the channel [4]. However, after 6 years of further scaling, EOT is reaching to values below 0.7 nm, and near-abrupt interfaces are close to being used [5].

#### 4.3.2. Some Solutions

The continued scaling of EOT below 1.0 nm and towards 0.5 nm requires us to either reduce the thickness of the silica interlayer, or increase the  $k$  values. Unluckily, many of the High- $\kappa$  candidates are thermodynamically unstable at the interfaces with Si, as shown in Figure 12. Maybe a proper way to avoid reactions between a High- $\kappa$  oxide and silicon is to select the oxides have a larger heat of formation (per O atom) than Silica. In other words we can use High- $\kappa$  oxides with low oxygen diffusion coefficients to overcome this problem [5, 9]. There are very few oxides that pass this criteria.

Zr and Hf are both from column IV and seem to have a same reactivity. However, it was later found that ZrO<sub>2</sub> is a little more reactive with Si [25] and can produce the silicide, ZrSi<sub>2</sub>. For this reason, HfO<sub>2</sub> was preferred over ZrO<sub>2</sub>. Of the other binaries, La<sub>2</sub>O<sub>3</sub> has a little higher  $\kappa$  than HfO<sub>2</sub>, but is hygroscopic as mentioned before. Al<sub>2</sub>O<sub>3</sub> has a slightly low  $k$  value and high defect density [5].



**Figure 12.** Thermodynamic stability of binary oxides in contact with Si [9]


However, the influence of the Silica based interlayer to EOT is so large than oxides even with higher  $\kappa$  [26]. There are some ideas such as increasing the  $k$  value of the interlayer, for example by alloying it with lanthanides. Nevertheless, there are drawbacks to adding La, as it shifts the gate threshold voltage [27, 28, 29].

The Silica can also be thinned down by an ‘oxide scavenging’ process, by placing an oxygen scavenging metal layer such as Ti or Hf above the HfO<sub>2</sub> to ‘suck’ out the O through the HfO<sub>2</sub> by annealing. The scavenger metal should have an oxide heat of formation per O atom than is larger than that of Silica. Ando [28] and Frank et al. [29] have carried out wide work on this process.

For final proposed method, some metals used as gate electrode such as tungsten are porous to oxygen or contain oxygen. To stop the metal being a source of oxygen, the gate-first process uses a thin layer of the metal underneath the poly-Si capping layer that the Si acts as a diffusion



barrier to oxygen. This process be named ‘metal inserted poly-Si’ (MIPS) as shown in Figure 13 [5].



**Figure 13.** (a) HRTEM cross section showing Silica interlayer below the HfO<sub>2</sub> layer (b) Schematic of need for MIPS to minimize oxygen ingress [5]

#### 4.4. Kinetic Stability

The third condition is kinetic stability that is related to PDA in ‘gate first’ process [5, 9]. In first step we must choose to use a crystalline or amorphous oxide.

##### 4.4.1. Polycrystalline and Amorphous

The grain boundaries of crystallized gate dielectrics in thermal processes may behave as high leakage paths for the oxygen, dopant, and impurities diffuse fleetly in the polycrystalline; this might cause higher leakage currents and degrade the electrical properties of the gate stack; also the roughness of the film surface influence both the leakage current and reliability of High- $\kappa$  oxide films [9, 13, 17, 18].

Another potential concern is controlling the grain size among small devices and wafers, grain size and orientation changes throughout the film lead to fluctuating  $K$  values from grain to grain. So this may lead to the need for an amorphous interfacial layer to reduce leakage current.

Amorphous metal oxides can easily be deposited, reduce O and dopant diffusion and lower defectively, so the oxides don’t suffer from grain boundaries; however, they usually have a lower dielectric constant than those metal oxides with a polycrystalline structure [13].

##### 4.4.2. Crystallization Problem

The most High- $\kappa$  oxides usually have low crystalline temperature and can easily crystallize when subjected to RTA. In practice, HfO<sub>2</sub>, ZrO<sub>2</sub>, TiO<sub>2</sub>, and rare-earth oxides crystallize at lower temperatures would be nanocrystalline [1, 9, 17, 30]. However, it is preferable that gate insulators stay amorphous after a conventional activation annealing (800°C) because it is a concern that grain boundaries may serve as the paths of dopant diffusion and produce a variation of electrical properties [30]. So it is desired to select another High- $\kappa$  gate dielectric material that remains amorphous during the necessary processing treatments. However, Lee [31] and Kim [32] found that leakage currents of amorphous and nanocrystalline HfO<sub>2</sub> are similar, so there was no specific conduction along grain boundaries.

The crystallization problem can be solved by alloying the oxide with a glass former such as Silica or Al<sub>2</sub>O<sub>3</sub>, giving


either a silicate or an aluminate [33, 34]. This holds a stability against crystallization up to nearly 1000°C. However, silicates have significantly smaller  $k$  values. Also the adding of nitrogen is very operative to reducing diffusion rates and increasing crystallization temperatures, so that Hf silicates can then pass this criterion [35].

## 5. Gate Compatibility

### 5.1. Metal Gate and Effective Capacitance Thickness

Viewing the Si–gate stack band diagram of a MOSFET (Figure 14), the gate capacitance is the series combination of three terms, the oxide capacitance, the depletion capacitance of the gate electrode, and the capacitance of the Si channel carriers. These three capacitances add as:

$$\frac{1}{C} = \frac{1}{C_{OX}} + \frac{1}{C_D} + \frac{1}{C_{Si}} \quad (13)$$



**Figure 14.** The three contributions to the capacitance of the gate/electrode stack; channel, dielectric and gate depletion [5]


As  $C$  changes as  $1/t$ , capacitors in series combine as a sum of effective distances. Thus we can define an effective capacitance thickness “ECT” of the whole gate stack as:

$$ECT = t_{inv} = EOT + t_{gate} + t_{Si} \quad (14)$$

ECT is also known as the inversion thickness  $t_{inv}$  [5].

The channel capacitance  $C_{Si}$  arises due to the 2-dimensional electron gas of carriers in the channel, cannot lie infinitely close to its surface, but delocalizes a few angstroms into the Si. This capacitance contribution is intrinsic and cannot easily be changed. In addition, previously, the gate electrode was made out of degenerately doped polycrystalline silicon (poly-Si). This is stable at high temperatures and compatible with Silica. Poly-Si is a reasonable metal, but it is not a good enough metal as its relatively low carrier density gives a depletion depth of a few Å. In contrast, a good metal has a much higher carrier density and a depletion depth of only 0.5Å. So this depletion effect can be removed by substituting poly-Si with a normal metal. The effect on ECT of the replacement of Silica by a High- $\kappa$  oxide and poly-Si gate electrode by a metal is shown below in Figure 15.





**Figure 15.** Schematic of replacement of Silica gate oxide and the poly-Si gate by High- $\kappa$  gate oxide and metal gate, showing effect on gate capacitances

## 5.2. Threshold Voltage Control

Another key challenge with respect to the High- $\kappa$  gate oxides system is threshold voltage ( $V_{th}$ ) control [9]. Unlike Silica, High- $\kappa$  oxide usually has large amounts of fixed charge [36]. The charge-trapping centers responsible for the fixed charge pose a serious issue for  $V_{th}$  control. But this is not the only reason, it has been found that Fermi-level pinning also plays an important character in  $V_{th}$  control in actual application of High- $\kappa$  oxides. Fermi-level pinning occurs at the poly-Si/High- $\kappa$  gate interface due to the defect formation through metal-Si bonding such as Hf-Si bonds [36, 37, 38, 39]. Calculation showed that the interaction between metal and Si atoms could produce surface dipoles at the poly-Si/High- $\kappa$  interface that modify the interface barrier height and then the flat-band voltage ( $V_{fb}$ ). It would result an unusable Effective Work Function (EWF) with asymmetric  $V_{th}$  shift (i.e., 0.3 V shift for n-MOSFETs and 0.9–1.0 V shift for p-MOSFETs) has been observed for all High- $\kappa$  oxides when utilizing poly-Si gate electrodes, meaning the  $V_{th}$  cannot be set near enough to the mid-gap of Si to allow the CMOS architecture to function [4]. Moreover, replacing the poly-Si gate electrode by metal gate electrodes could be a possible solution to these issues. Metal electrode materials with work functions near the mid-gap may suffer less from this Fermi-level pinning effect.

Another source of the instability in EWF could be diffusion of dopants (mostly boron). Adding a relatively small amount of nitrogen to the High- $\kappa$  oxide is expected to suppress the boron diffusion through the dielectric, as has been generally effective with current  $\text{SiO}_x\text{N}_y$  applications [9].

## 5.3. Some Challenges with Metal Gates

As noted above, scaling would ultimately needs the replacement of Silica by a High- $\kappa$  oxide, and of the poly-Si gate by a metal gate, it was expected that the two technical changes could happen discretely. However, it became clear that there was a reaction between Si and High- $\kappa$  oxide. Whereas the poly-Si gate electrode is compatible with Silica, the  $\text{HfO}_2$  atoms diffuse much more easily and reactions with metal gates arise at lower temperatures [5]. In instance, it was found that the reducing ambient during the CVD deposition poly-Si from silane makes a gross reduction of the


High- $\kappa$  oxides such as  $\text{ZrO}_2$  or  $\text{HfO}_2$ , leading to silicide formation [37]. The interface between the gate metal and the gate oxide is at least as serious to the MOSFET performance as that between channel and the oxide because this interface sets the  $V_{th}$ . So it was accepted that High- $\kappa$  oxides and metal gates must be introduced at once with proper fabrication process. This led to the conclusion to develop a ‘gate last’ process against ‘gate first’ process.

In addition, a metal gate material must be carefully chosen. It is chosen primarily for its work function and its thermal robustness. The work function of the metal is a critical property to enable suitable MOSFET operation [5].

## 6. Current and Future Applications

The gate leakage problem has been obvious since the late 1990s, but the standards for choosing the new dielectric were unclear. In about 2001, the choice of oxide had limited to  $\text{HfO}_2$ , but the problems of making  $\text{HfO}_2$  into a successful electronic material were great as mentioned in section 4. However, the increasing importance the low power electronics in cell-phones, lap-tops, and portable electronics mean that the problem had to be solved. Low standby power CMOS requires a leakage current of below  $1.5 \times 10^{-2} \text{ A/cm}^2$  [5]. In order to continue device scaling to the 45 nm and below nodes, semiconductor device makers have implemented High- $\kappa$  and Metal Gate (HKMG) stacks within the MOSFETs used in digital CMOS technology, which forms the basis for low power logic circuits within microprocessors and systems on a chip [40].

In 2007 Intel became the first logic device maker to report Hf-based HKMG transistors in CMOS manufacturing. Since then, Hf-based HKMG technology has gained wide acceptance within the industry [6]. A basic planar bulk HKMG transistor, illustrated graphically in Figure 16, the gate dielectric included of a very thin silica interlayer and an Hf-based High- $\kappa$  layer [4].



**Figure 16.** Schematic diagram of a basic planar HKMG MOSFET [4]

Now it has been known that the family of  $\text{HfO}_2$ -based materials (e.g.  $\text{HfO}_2$ ,  $\text{HfSi}_x\text{O}_y$  and  $\text{HfSi}_x\text{O}_y\text{N}_z$ ) emerges as a leading candidate to replace Silica gate dielectric in advanced CMOS applications due to combining  $\kappa$  value

(20–25), thermal stability, large heat of formation (271kcal/mol, higher than that of Silica: 218kcal/mol), large band gap (5.5–6.0eV) and high barrier reasonably height (1.3eV) that limits electron tunneling and leakage current [3, 10, 12, 41, 42].  $\text{HfO}_2$ -based materials is now widely researched as insulating layer in CMOS technology by overcoming the problems.

### 6.1. Incorporated Materials

Most High- $\kappa$  oxides result in an unusable EWF as mentioned in section 4.2. So, adjusting interlayer thickness for EOT minimization, while maintaining EWF control, mobility and reliability, has become the main effort for EOT scaling in Si based devices [4]. One potential alternative High- $\kappa$  oxides which does not suffer from the problem with the EWF shift has recently seen renewed interest as well, namely  $\text{ZrO}_2$ .  $\text{ZrO}_2$  is infinitely miscible with  $\text{HfO}_2$ , and due to their well-known similarity, Zr and Hf tend to have analogous precursors that do not react with each other deleteriously during Atomic Layer Deposition (ALD). Thus it is possible to form mixed Hf-Zr oxides easily with any desirable ratio of Hf: Zr by ALD [43, 44]. Thus, doping  $\text{ZrO}_2$  into  $\text{HfO}_2$ , or using pure  $\text{ZrO}_2$  is one potential way to increase the  $\kappa$  value of the High- $\kappa$  oxide stack due to their crystallization form [45]. In addition gate stacks incorporating  $\text{ZrO}_2$  along with  $\text{HfO}_2$  exhibit improved reliability, mobility, and charge trapping [46, 47].

Also, since  $\text{HfO}_2$  films show poor thermal stability causing in a rise in leakage current after succeeding thermal processing, incorporation of Al into  $\text{HfO}_2$  films helps to improve the thermal stability [3]. So, one of the options to improve an Hf-based dielectric properties as a gate dielectric consists in adding another metal.

### 6.2. Rare Earth Oxides

The rare earth oxides, various lanthanides, and their silicates are also be counted as potentially promising candidates, despite the fact that in some cases the permittivity increase is only moderate [48]. Rare earth scandates have also been introduced as High- $\kappa$  candidates for next generation of HKMG stack; for example,  $\text{LaScO}_3$ ,  $\text{TbScO}_3$ , and  $\text{SmScO}_3$  has been reported to have permittivity value above 37 in the regime below than 0.3nm thicknesses and optical band gap of 5 to 7eV, which is considerably higher than those of the constituent oxides,  $\text{Gd}_2\text{O}_3$  and  $\text{Sc}_2\text{O}_3$  [49].


### 6.3. ITRS

Device parameters of next generation is provided in the International Technology Roadmap for Semiconductor (ITRS). In the 2014 version of the ITRS, the scaling of the MOSFETs is expected to the near-term (through 2020) when the channel length should be 10.6nm, also the High- $\kappa$  oxides with  $\text{EOT} < 0.5\text{nm}$  and low leakage current are projected. So reduction of the EOT will continue to be a difficult challenge in the near term despite the introduction of HKMG.

Integration of materials with higher  $\kappa$  value while limiting the fundamental increase in gate tunneling currents due to band-gap narrowing are also grand challenges to be faced in the near-term (through 2020) and long-term (2021 and beyond). The complete gate stack material systems need to be optimized together for best device characteristics (performance) and cost [6].

### 6.4. New Structures

However, even with High- $\kappa$  oxides it has not been possible to continue scaling planar bulk MOSFETs below the 20 nm node for leading edge device makers, primarily because the EOT of the gate dielectric cannot be scaled according to Dennard's scaling rules. In fact, the era of improving transistor performance according to Dennard scaling has passed and device makers are now using new knobs beyond pure dimensional scaling to improve device performance. In order to make up for the lag in EOT scaling device makers have introduced strained Si technology at 90 nm and below nodes which improves the mobility of the transistor by straining the Si channel, and at the 22 nm node and below device makers are introducing fully depleted device architectures that have improved short-channel performances enough to allow the channel length to scale without scaling the dielectric EOT as shown in Figure 17 [4].



**Figure 17.** Schematic cross-sections across the channel, looking from source to drain, of the transistor comparing traditional Bulk Planar with Fully Depleted Silicon on Insulator (FDSOI), Bulk FinFET and Tri-Gate device architectures which have been or will be implemented at the 22 nm and below device nodes [4]

Therefore another approach to future CMOS is to improve electrostatics even further by employing a Gate-All-Around FET (GAA-FET) structure. Such a structure should allow the extension of the Si channel to beyond the 10 nm node, while continuing to employ the traditional High- $\kappa$  oxides in use today, and therefore can be considered the most likely scenario for scaling beyond the 10 nm node. This structure uses Nano-wire Si as the MOSFET channel and requires the gate dielectric and metal gate to wrap completely around the nanowire. Using ALD for the gate dielectric and work function metals, such a structure is thought to be makeable.

Eventually though, the need for scaling EOT will present itself again, or the transistors drive current will need to be increased by another means [40, 50, 51, 52, 53].

New device architecture such as multiple-gate MOSFETs (e.g., FinFETs) and ultra-thin body FD-SOI are expected in ITRS [6] and Intel now manufactures the chips with second generation of HKMG stacks and have now implemented High- $\kappa$  for FinFET structures as well [5].

## 7. Conclusions

Many different high- $\kappa$  oxides have been proposed for replacing Silica as a MOS gate dielectric. Also, many challenges such as electrical quality, thermodynamic stability, kinetic stability, gate compatibility and process compatibility should be resolved in the terms of implementation and process integration. From these oxides and according to the challenges,  $\text{HfO}_2$  and  $\text{HfO}_2$ -based materials emerges as a leading candidate to replace Silica gate dielectric in advanced CMOS applications due to some properties such as their compatibility with Si technology and high dielectric permittivity. In addition one of the way to enhance an Hf-based dielectric properties as gate dielectric consists in incorporating another metal such as Al. The rare earth oxides, various lanthanides, their silicates and recently rare earth scandates are also be counted as potentially promising candidates for MOS dielectric.

According to ITRS, reduction of the EOT will continue to be a difficult challenge in the near term despite the introduction of HKMG. So new device architecture such as multiple-gate MOSFETs (e.g., FinFETs) and ultra-thin body FD-SOI are expected.

## REFERENCES

- [1] H. Chakraborty and D. Misra, "Characterization of High-K Gate Dielectrics using MOS," International Journal of Scientific and Research Publications, vol. 3, no. 12, 2013.
- [2] G. He, Z. Sun, M. Liu and L. Zhang, "Scaling and Limitation of Si-based CMOS," in High-k Gate Dielectrics for CMOS Technology, Weinheim, Germany, Wiley-VCH Verlag GmbH & Co.KGaA, 2012, pp. 1-29.
- [3] C. Zhao, C. Z. Zhao, M. Werner, S. Taylor and P. R. Chalker, "Advanced CMOS Gate Stack: Present Research Progress," ISRN Nanotechnology, vol. 2012, 2012.
- [4] R. D. Clark, "Emerging Applications for High K Materials in VLSI Technology," Materials, vol. 7, no. 4, pp. 2913-2944, 2014.
- [5] J. Robertson and R. Wallace, "High-K materials and metal gates for CMOS applications," Materials Science and Engineering: R: Reports, vol. 88, p. 1-41, February 2015.
- [6] "ITRS Homepage. International Technology Roadmap for Semiconductors 2013 Edition," [Online]. Available: [www.itrs.net](http://www.itrs.net). [Accessed March 2015].
- [7] E. W. G. Summary, "Strategic Research Agenda," 26 April 2005. [Online]. Available: <http://www.cordis.lu/ist/eniac>. [Accessed 2015 May 15].
- [8] R. Dennard, V. Rideout, E. Bassous and A. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," Solid-State Circuits, IEEE Journal of, vol. 9, no. 5, pp. 256-268, 1974.
- [9] H.-L. Lu and D. W. Zhang, "Issues in High-k Gate Dielectrics and its Stack Interfaces," in High-k Gate Dielectrics for CMOS Technology, Weinheim, Germany, Wiley-VCH Verlag GmbH & Co. KGaA, 2012, pp. 31-59.
- [10] J. Choi, Y. Mao and J. Chang, "Development of hafnium based high-k materials—A review," Materials Science and Engineering: R: Reports, vol. 72, no. 6, p. 97-136, 2011.
- [11] P. Gargini, "The Roadmap to Success: 2013 ITRS Update," 11 march 2013. [Online]. Available: <http://www.ewh.ieee.org/r6/scv/eds/>. [Accessed 15 May 2015].
- [12] Y.-P. Gong, A.-D. Li, X. Qian, C. Zhao and D. Wu, "Interfacial structure and electrical properties of ultrathin  $\text{HfO}_2$  dielectric films on Si substrates by surface sol-gel method," Journal of Physics D: Applied Physics, vol. 42, no. 1, p. 015405, 2009.
- [13] H.-H. a. P. Tseng, "The Progress and Challenges of Applying High-k/Metal-Gated Devices to Advanced CMOS Technologies," in Solid State Circuits Technologies, J. W. Swart, Ed., InTech, 2010.
- [14] Y.-C. Yeo, T.-J. King and H. Chenming, "Direct tunneling leakage current and scalability of alternative gate dielectrics," Applied Physics Letters, vol. 81, no. 11, pp. 2091-2093, 2002.
- [15] D. Gopireddy and C. Takoudis, "Diffusion-reaction modeling of silicon oxide interlayer growth during thermal annealing of high dielectric constant materials on silicon," Physical Review B, vol. 77, no. 20, p. 205304, 2008.
- [16] M.-T. Ho, Y. Wang, R. T. Brewer, L. S. Wielunski, Y. J. Chabal, N. Moumen and M. Bolelawski, "In situ infrared spectroscopy of hafnium oxide growth on hydrogen-terminated silicon surfaces by atomic layer deposition," Applied Physics Letters, vol. 87, no. 13, p. 133103, 2005.
- [17] X. Zhao and D. Vanderbilt, "First-principles study of structural, vibrational, and lattice dielectric properties of hafnium oxide," Physical Review B, vol. 65, no. 23, p. 233106, 2002.
- [18] P. Taechakumput, S. Taylor, O. Bui, R. Potter and P. Chalker, "Optical and electrical characterization of hafnium oxide deposited by liquid injection atomic layer deposition," Microelectronics Reliability, vol. 47, no. 4-5, p. 825-829, 2007.
- [19] M. Chowdhury, M. Mannan and S. Mahmood, "High-k dielectrics for submicron MOSFET," International Journal of Emerging Technologies in. Sciences and Engineering, vol. 2, no. 2, pp. 8-10, 2010.
- [20] R. Degraeve, M. Aoulaiche, B. Kaczer, P. Roussel, T. Kauerauf, S. Sahhaf and G. Groeseneken, "Review of reliability issues in high-k/metal gate stacks," in Physical and Failure Analysis of Integrated Circuits, 2008. IPFA 2008. 15th International Symposium on the, Singapore, 2008.

- [21] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent and G. Ghibaudo, "Review on high-k dielectrics reliability issues," *Device and Materials Reliability*, IEEE Transactions on, vol. 5, no. 1, pp. 5-9, 2005.
- [22] S. Stemmer, "Thermodynamic considerations in the stability of binary oxides for alternative gate dielectrics in complementary metal-oxide-semiconductors," *Journal of Vacuum Science & Technology B*, vol. 22, no. 2, pp. 791-800, 2004.
- [23] M. M. Frank, Y. J. Chabal and G. D. Wilk, "Nucleation and interface formation mechanisms in atomic layer deposition of gate oxides," *Applied Physics Letters*, vol. 82, no. 26, pp. 4758-4760, 2003.
- [24] M. Frank, Y. Chabal, M. Green, A. Delabie, B. Brijs, G. Wilk, M. Ho, I. Baumvol and F. C. Stedile, "Enhanced initial growth of atomic-layer-deposited metal oxides on hydrogen-terminated silicon," *Applied Physics Letters*, vol. 83, no. 4, pp. 740-742, 2003.
- [25] M. a. Copel, M. Gribelyuk and E. Gusev, "Structure and stability of ultrathin zirconium oxide layers on Si(001)," *Applied Physics Letters*, vol. 76, no. 4, pp. 436-438, 2000.
- [26] E. Cartier, A. Kerber, T. Ando, M. Frank, K. Choi, S. Krishnan, B. Linder, K. Zhao, F. Monsieur, J. Stathis and V. Narayanan, "Fundamental aspects of HfO<sub>2</sub>-based high-k metal gate stack reliability and implications on tin-v-scaling," *Electron Devices Meeting (IEDM)*, 2011 IEEE International, pp. 18.4.1 - 18.4.4, 5-7 December 2011.
- [27] T. Ando, "Ultimate Scaling of High- $\kappa$  Gate Dielectrics: Higher- $\kappa$  or Interfacial Layer Scavenging?," *Materials*, vol. 5, no. 3, pp. 478-500, 2012.
- [28] T. Ando, M. Copel, J. Bruley, M. M. Frank, H. Watanabe and V. Narayanan, "Physical origins of mobility degradation in extremely scaled SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks with La and Al induced dipoles," *Applied Physics Letters*, vol. 96, no. 13, p. 132904, 2010.
- [29] M. Frank, E. Cartier, T. Ando, S. Bedell, J. Bruley, Y. Zhu and V. Narayanan, "Aggressive SiGe Channel Gate Stack Scaling by Remote Oxygen Scavenging: Gate-First pFET Performance and Reliability," *ECS Solid State Lett.*, vol. 2, no. 2, pp. N8-N10, 2012.
- [30] L. Y. Huang, A. D. Li, W. Q. Zhang, H. Li, Y. D. Xia, Wu and D., "Fabrication and characterization of La-doped HfO<sub>2</sub> gate dielectrics by metal-organic chemical vapor deposition," *Applied Surface Science*, vol. 256, no. 8, p. 2496-2499, 2010.
- [31] B. Lee, L. Kang, R. Nieh, W. Qi and J. Lee, "Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing," *Applied Physics Letters*, vol. 76, no. 14, pp. 1926-1928, 2000.
- [32] H. Kim, P. McIntyre, C. Chui, K. Saraswat and S. Stemmer, "Engineering chemically abrupt high-k metal oxide/silicon interfaces using an oxygen-gettering metal overlayer," *Journal of Applied Physics*, vol. 96, no. 6, pp. 3467-3472, 2004.
- [33] G. D. Wilk, R. M. Wallace and J. M. . Anthony, "Hafnium and zirconium silicates for advanced gate dielectrics," *Journal of Applied Physics*, vol. 87, no. 1, pp. 484-492, 2000.
- [34] M. Visokay, J. Chambers, A. Rotondaro, A. Shanware and L. Colombo, "Application of HfSiON as a gate dielectric material," *Applied Physics Letters*, vol. 80, no. 17, pp. 3183-3185, 2002.
- [35] R. M. Wallace, R. A. Stoltz and G. D. Wilk, "Zirconium and/or hafnium oxynitride gate dielectric". USA Patent US6291866 B1, 18 September 2001.
- [36] B. Ryu and K. J. Chang, "Defects responsible for the Fermi level pinning in n+ poly-Si/HfO<sub>2</sub> gate stacks," *Applied Physics Letters*, vol. 97, no. 24, pp. 242910-1-242910-3, 2010.
- [37] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White and P. Tobin, "Fermi level pinning at the polySi/metal oxide interface," in *VLSI Technology*, 2003. Digest of Technical Papers. 2003 Symposium on, Kyoto, Japan, 2003.
- [38] K. Xiong, P. W. Peacock and J. Robertson, "Fermi level pinning and Hf-Si bonds at HfO<sub>2</sub>: Polycrystalline silicon gate electrode interfaces," *Applied Physics Letters*, vol. 86, no. 1, p. 012904, 2005.
- [39] R. Chau, J. Brask, S. Datta, G. Dewey, M. Doczy, B. Doyle, J. Kavalieros and M. Radosavljevic, "Application of high- $\kappa$  gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology," *Microelectronic Engineering*, vol. 80, no. 17, p. 1-6, 2005.
- [40] K. Kuhn, U. Avci, A. Cappellani, M. Giles, M. Haverty, S. Kim, R. Kotlyar, S. Manipatruni, D. Nikonov, C. Pawashe, M. Radosavljevic, R. Rios, S. Shankar, R. Vedula, R. Chau and I. Young, "The ultimate CMOS device and beyond," *Electron Devices Meeting (IEDM)*, 2012 IEEE International, pp. 8.1.1 - 8.1.4, 10-13 Dec 2012.
- [41] H. Wang, Y. Wang, J. Feng, C. Ye, B. Wang, H. Wang, Q. Li, Y. Jiang, A. Huang and Z. Xiao, "Structure and electrical properties of HfO<sub>2</sub> high-k films prepared by pulsed laser deposition on Si (100)," *Applied Physics A*, vol. 93, no. 3, pp. 681-684, 2008.
- [42] A. Srivastava, O. Mangla, R. K. Nahar, V. Gupta and C. Sarkar, "Study of electrical and micro-structural properties of high- $\kappa$  gate dielectric stacks deposited using pulse laser deposition for MOS capacitor applications," *Materials in Electronics*, vol. 25, no. 8, pp. 3257-3263, 2014.
- [43] S. Consiglio, K. Tapily, R. Clark, G. Nakamura, C. Wajda and G. Leusink, "Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub> compositional control using co-injection atomic layer deposition," *Journal of Vacuum Science & Technology A*, vol. 31, p. 01A115:1-01A115:5, 2013.
- [44] S. Consiglio, C. Wajda, G. Nakamura, R. Clark, S. Aoyama and G. Leusink, "Physical and electrical properties of MOCVD grown HfZrO<sub>4</sub> high-k thin films deposited in a production-worthy," *ECS Trans*, vol. 28, no. 1, p. 125-135, 2010.
- [45] K. Tapily, S. Consiglio, R. D. Clark, R. Vasić, E. Bersch, J. Jordan-Sweet, I. Wells, G. J. Leusink and A. C. Diebold, "Texturing and tetragonal phase stabilization of ALD Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub> using a cyclical deposition and annealing scheme," *ECS Trans*, vol. 45, no. 3, pp. 411-420, 2012.
- [46] C. Chiang, J. Chang, W. Liu, C. Liu, J. Lin, C. Yang, J. Wu, C. Chiang and S. Wang, "A comparative study of gate stack material properties and reliability characterization in MOS transistors with optimal ALD Zirconia addition for hafnia



- gate dielectric," in Reliability Physics Symposium (IRPS), 2012 IEEE International, Anaheim, CA, 2012.
- [47] C. Chiang, C. Wu, C. Liu, J. Lin, C. Yang and J. Wu, "Characterization of  $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$  gate dielectrics with  $0 \leq x \leq 1$  prepared by atomic layer deposition for metal oxide semiconductor field effect transistor applications," *Jpn. J. Appl. Phys.*, vol. 51, no. 1R, p. 011101:1–011101:6, 2012.
- [48] R. Huang, H. Wu, J. Kang, D. Xiao, X. Shi, X. An, Y. Tian, R. Wang, L. Zhang, X. Zhang and Y. Wang, "Challenges of 22 nm and beyond CMOS technology," *Science in China Series F: Information Sciences*, vol. 52, no. 9, pp. 1491-1533, 2009.
- [49] E. Dürgün-Özben, "Rare-earth based high dielectric constant materials," in *Carrier mobility in advanced channel materials using alternative gate dielectrics*, Jülich, Forschungszentrum Jülich, 2014, p. 115.
- [50] S. Dey and S. Banerjeeb, "Silicon MOSFETs for ULSI: Scaling CMOS to Nanoscale," in *Comprehensive Semiconductor Science and Technology*, Amsterdam, The Netherlands, Elsevier, 2011, pp. 52-83.
- [51] S. Datta, "Recent Advances in High Performance CMOS Transistors: From planar to non-planar," *The Electrochemical Society Interface*, vol. 22, p. 41–46, 2013.
- [52] J. Huguenin, S. Denorme, D. Fleury, N. Loubet, A. Pouydebasque, P. Perreau, F. Leverd, S. Barnola, R. Beneyton, B. Orlando, P. Gouraud, T. Salvétat, L. Clement, S. Monfray, G. Ghibaudo, F. Boeuf and T. Skotnicki, "Gate-all-around technology: Taking advantage of ballistic transport?," *Solid-State Electronics*, vol. 54, no. 9, p. 883–889, 2010.
- [53] A. Fasoli and W. Milne, "Overview and status of bottom-up silicon nanowire electronics," *Materials Science in Semiconductor Processing*, vol. 15, no. 6, pp. 601-614, 2012.